Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 189 Bytes

README.md

File metadata and controls

2 lines (2 loc) · 189 Bytes

risc-y

Six-stage processor supporting the RV32I instruction set, written from scratch in Bluespec. Final design project submission for MIT 6.004, and a continuous work in progress since.