{"payload":{"header_redesign_enabled":false,"results":[{"id":"153957568","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"jgobi/fewcore","hl_trunc_description":"FEWcore é um core RISC-V que segue as especificações RV32E com algumas leves modificações. Este projeto é o trabalho prático da disciplin…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":153957568,"name":"fewcore","owner_id":6062756,"owner_login":"jgobi","updated_at":"2018-12-15T03:16:23.957Z","has_issues":true}},"sponsorable":false,"topics":["cpu","riscv","verilog","risc-v","ufmg","rv32e"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajgobi%252Ffewcore%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/jgobi/fewcore/star":{"post":"aPWG9sMoj2X1zzIWu-RVYPwWlKF-4q1x6mdSQ9_1LTmKzmQrd2zDCaPU06BcCkIA_PogqD61QwcBxNAKf99aqw"},"/jgobi/fewcore/unstar":{"post":"ebdqRHeAA9AmDrMabwcZgBFwaLKBHvCURt0pslUxruz2iRWs58xe-mk46iHxMJJRR4Qkc7IXk18pBHzM9pnUCw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"IhTX3gd2x8X9JojlgkFd3qJeu_zYXtuxTfNbsFctXclm67kXI7VzkHM9q6Ac4sR9PaRlwDUZQ3BEy1fe-v62wA"}}},"title":"Repository search results"}