{"payload":{"header_redesign_enabled":false,"results":[{"id":"132146298","archived":false,"color":"#adb2cb","followers":22,"has_funding_file":false,"hl_name":"klessydra/T02x","hl_trunc_description":"A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":132146298,"name":"T02x","owner_id":38982969,"owner_login":"klessydra","updated_at":"2024-08-24T10:56:47.322Z","has_issues":true}},"sponsorable":false,"topics":["riscv","klessydra","t02x","t03x","pulpino","t13x"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aklessydra%252FT02x%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/klessydra/T02x/star":{"post":"IIWSVxG2tY8NvP1amqxyf0MPTH5YcggTHlb2u-g7NKd-UBDC9YA4nxzGximT9oQ615-LO0jFdTLI7hp-RaZOuw"},"/klessydra/T02x/unstar":{"post":"-A8ua9mP0JnhZrJH0ctexEZEGFUH1N3SbSxnruEYbtL0u7H_BStxClyNkalHI7UdYBTiKKfFmHK0cJmcr1E4TA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"IjRJCdAile7HdJm9DmfLn5gPRFVHuTRsiZtkdTwAQDHonWQ975ZHyKH1NLLw6b4AhQZ9N4LN42-LIVBKQLb_kA"}}},"title":"Repository search results"}