- Edit/Add the Verilog file (must have .v extension)
- Please have a look at how other modules are written, and/or the Verilog Coding Standard first.
- Generate the HTML file by running the Verilog file through v2h.py
- Add a link in index.html if necessary.
- Submit your changes as a Pull Request