New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

plan for testing 0.1, discussion #117

Closed

jbqubit opened this issue Dec 8, 2016 · 1 comment

Labels

area:testing prio:2-important

Collaborator

jbqubit commented Dec 8, 2016

In #78 @hartytp asked "has anyone started compiling a list of hardware tests to be done for this prototype round?" Discuss the testing plan in this Issue. @jordens created a wiki page to document the plan as it emerges. https://github.com/m-labs/sinara/wiki/HardwareTestCharacterization

jbqubit mentioned this issue

specification of PCB_baikal: Signal/CLK ditribution for RF-Backplane #78

Closed

jbqubit added this to the 0.1 testing milestone

jbqubit added area:testing prio:2-important labels

jbqubit mentioned this issue

timeline WUT hardware 0.1 -> 0.2 -> 1.0 #131

Closed

3 tasks

Collaborator Author

jbqubit commented Feb 21, 2017

This Issue is obsoleted by use of wiki to track testing steps.

https://github.com/m-labs/sinara/wiki/HardwareTestCharacterization

jbqubit closed this as completed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment