{"payload":{"header_redesign_enabled":false,"results":[{"id":"38038939","archived":false,"color":"#b2b7f8","followers":114,"has_funding_file":false,"hl_name":"maltanar/fpga-tidbits","hl_trunc_description":"Chisel components for FPGA projects","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":38038939,"name":"fpga-tidbits","owner_id":1880902,"owner_login":"maltanar","updated_at":"2023-09-19T07:38:02.867Z","has_issues":true}},"sponsorable":false,"topics":["fpga","chisel","hardware-libraries"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amaltanar%252Ffpga-tidbits%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/maltanar/fpga-tidbits/star":{"post":"fNpnZgK6faGnU16uLWfhyYRGJ_SATGPM3ppAbetmwDvL7jrAP12h-RaGP8659LagKrWKa5N9qGOI7DhyFd6JSg"},"/maltanar/fpga-tidbits/unstar":{"post":"e67buqlu8vUJ8FgMJwUVgO8pRNNgPXvQmAU_HSinYmegamlASImBARNEwaSUZwtNkpi3_OvacE2YrmwN8CODjQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"rqm6_D3Sui0D7WPLMTT8LsI91BO54WLPDebtytBGg5TtLTyg--LD4Kq4Lv0hwat-oDMDSBGLx9iqjOpXwoX22w"}}},"title":"Repository search results"}