{"payload":{"header_redesign_enabled":false,"results":[{"id":"223607120","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"mcavoya/fifo_memory","hl_trunc_description":"Verilog HDL FIFO Memory","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":223607120,"name":"fifo_memory","owner_id":28827793,"owner_login":"mcavoya","updated_at":"2019-11-23T15:12:45.203Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amcavoya%252Ffifo_memory%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/mcavoya/fifo_memory/star":{"post":"8jFX_tT96HeqcuAWD9H5_rsj62WK91T5yDijiGYajH6XzBi6Zv2Rk7zhY5GyBgh9YB-_MtOp5khlfuykvLosGA"},"/mcavoya/fifo_memory/unstar":{"post":"1t7Bwmwa64MhZ-osJFnJGzfH_NEpnF6RGvSZT1jsHyByn079yY9sMjr-MyuAjvaRO72oWqMyMJbypRK6_lss9Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"loi1iUgNl1s6q5w773vPpJtIoZp6Mzg_LmntJkKum53uAyS6E9eiAsxm0iumuws4eBxQi9_GzTv_e5fOqzjFQQ"}}},"title":"Repository search results"}