


Implementation of (in Verilog) datapath and control unit for a single cycle MIPS like processor (including instruction memory) which has two classes of instructions. The two classes of instructions along with the example usage and instruction decoding to be used are as below


### 1. Immediate Type

Example: `li r1, constant` □ loads immediate signed value specified in the instruction to the register R1



### 2. Register Type (R-type)

Example: `add r1, r2, r3` □ adds the contents of registers r2 and r3. The result of addition is written in to the register r1



Assume there are 32 32-bit general purpose registers indicated by r0, r1, r2...r31 and corresponding register numbers (00000), (00001).....(11111).

Assume the Opcode for Immediate type and R-type instructions as below

| Instruction Class | Opcode |
|-------------------|--------|
| Immediate type    | 111111 |
| Register Type     | 000000 |

Additionally R-type instructions have multiple variations defined by their function codes. The R-type instructions should include **add**, **sub**, **AND**, **OR**, **srl** (Shift right logical), **sll** (shift left logical) .The different R-type instructions that the processor should support are tabulated below.

| R-type Instruction | Example usage                | Opcode | Rdst  | Rsrc1 | Rsrc2  | shamt | Function |
|--------------------|------------------------------|--------|-------|-------|--------|-------|----------|
| <b>add</b>         | <code>add r0, r1, r2</code>  | 000000 | 00000 | 00001 | 00010  | 00000 | 100000   |
| <b>sub</b>         | <code>sub r4, r5, r6</code>  | 000000 | 00100 | 00101 | 00110  | 00000 | 100010   |
| <b>AND</b>         | <code>and r8, r9, r10</code> | 000000 | 01000 | 01001 | 01010  | 00000 | 100100   |
| <b>OR</b>          | <code>and r9, r8, r10</code> | 000000 | 01001 | 01000 | 01010  | 00000 | 100101   |
| <b>sll</b>         | <code>sll r11, r6, 6</code>  | 000000 | 01011 | 00110 | 00000* | 00110 | 000000   |
| <b>srl</b>         | <code>srl r13, r9, 10</code> | 000000 | 01101 | 01001 | 00000* | 01010 | 000010   |

\*Second source is not used for shift operations

The processor module should have only two inputs CLK and Reset. When Reset is activated the Processor starts executing instructions from 0<sup>th</sup> location of instruction memory.