{"payload":{"header_redesign_enabled":false,"results":[{"id":"511646260","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"mohamedtareq24/4_Channel_Logic_Analyzer","hl_trunc_description":"FPGA based Logic analyzer designed then FPGA implemented on ALTERA cyclone IV FPGA ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":511646260,"name":"4_Channel_Logic_Analyzer","owner_id":90535558,"owner_login":"mohamedtareq24","updated_at":"2022-11-21T18:49:21.461Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","logic-analyzer","quartus-prime","altera-fpga"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amohamedtareq24%252F4_Channel_Logic_Analyzer%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/mohamedtareq24/4_Channel_Logic_Analyzer/star":{"post":"ObAuC6wvduN4MJbbkaea-mpXkfqwDKA0kY56KJmFJ2xGJAga7ieZ85ZfQfwYGikfCYfxz5QLVRQrUOTfUY6u9A"},"/mohamedtareq24/4_Channel_Logic_Analyzer/unstar":{"post":"YA0OCjZa1pulIWMimmpfqFBJAkHiGTureik8rKAAsoQgfnv7OXqKXlc-WFaHelvcgjgdz3N-R0T34B0Smqo59A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"22sukIPKQ1jcMewZztSyU_1wdk8b4MSXyUxHJaKLTZwdeygYDlJ4jkMlNrAXQhwQUP4samtvId_jFz3WLhq2qg"}}},"title":"Repository search results"}