{"payload":{"header_redesign_enabled":false,"results":[{"id":"110830828","archived":false,"color":"#5686a5","followers":4,"has_funding_file":false,"hl_name":"mrLSD/fpga","hl_trunc_description":"Research & Development FPGA projects for different boards","language":"GLSL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":110830828,"name":"fpga","owner_id":798086,"owner_login":"mrLSD","updated_at":"2023-10-01T19:07:47.021Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","systemverilog","altera-fpga","sipeed-tang-nano-9k"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AmrLSD%252Ffpga%2B%2Blanguage%253AGLSL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/mrLSD/fpga/star":{"post":"-FMTdcZ3lkMwi6-kiZvvOqb9zrungk2QECQrouMf7IyMwk_SgNU_qlEHZx7nA_tV-91e5RjGqGEol9Y2mHauPA"},"/mrLSD/fpga/unstar":{"post":"-K7nH7tKROpxF1GCwUdr7fDfff3kyg33nE-qWKOm911LkYFY04ZK8E6zcr_dQNsS0gj6akaipq7YbKg8MFXXbg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"RsNbHtqNt6_81a-aD8VlCnXKn1eortsDe6Mo3QYS10xO8UnPK-7x9fXZwalOrF5eaoOPQNulSLuYkgw_0kY4qw"}}},"title":"Repository search results"}