{"payload":{"header_redesign_enabled":false,"results":[{"id":"454054222","archived":false,"color":"#3572A5","followers":5,"has_funding_file":false,"hl_name":"msvisser/riscv-tilelink","hl_trunc_description":"RISC-V processor implemented in Amaranth","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":454054222,"name":"riscv-tilelink","owner_id":2598727,"owner_login":"msvisser","updated_at":"2022-01-31T15:13:13.537Z","has_issues":true}},"sponsorable":false,"topics":["fpga","riscv","risc-v","amaranth-hdl","amaranth"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":90,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amsvisser%252Friscv-tilelink%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/msvisser/riscv-tilelink/star":{"post":"T9ObCZvQ75ajTDevXi78b87UFc3P_e1ZtEfdPe-Ck_FePqcaOeLhf6vgbYoEPvZplQl6F8V3CnLsMURuTJ667w"},"/msvisser/riscv-tilelink/unstar":{"post":"OTUGzHG6760vTLuX8TQxy-BnHKMArVBd2f7XnNOwLZ86GL4z5WKf5YU3HNagNJhFvk2oyBPIce0HqwxjZT4jmA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"wl60h4ZspyEH104qrgNSMxOwCtM8EOliSXB1-tNg1IrPnjESpKL0k6VjuexCLFAN82xPweR76YYoQFb-QLZhMQ"}}},"title":"Repository search results"}