{"payload":{"header_redesign_enabled":false,"results":[{"id":"291534379","archived":false,"color":"#b2b7f8","followers":12,"has_funding_file":false,"hl_name":"no2fpga/no2e1","hl_trunc_description":"Nitro E1 FPGA core","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":291534379,"name":"no2e1","owner_id":70486341,"owner_login":"no2fpga","updated_at":"2024-04-30T14:06:21.710Z","has_issues":true}},"sponsorable":false,"topics":["fpga","telecom","e1"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ano2fpga%252Fno2e1%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/no2fpga/no2e1/star":{"post":"xQ11_xO5Ci4ctAYhT6oOWFcIDIltblyY3R-Y24z4HQHtF4Xvrdnq46E3yBQVRFza69PmbEOXFGG6T-Qlx8QdXQ"},"/no2fpga/no2e1/unstar":{"post":"SC87rYow2PLC11dnMgMjvqkWiVZ-lJQw2g2uaM2KIXdeypFa1hH1ORvyGubHbkp8medQI8zes7DVKuBumEhP-w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"78v1mVoAP_0Geea_5wIE0VJiXsbzHyt-NimP9ak0s8nTmIKY98olq8_pJZ3VB87O7a7wdfmQ8lWYLdXtKAUIPQ"}}},"title":"Repository search results"}