{"payload":{"header_redesign_enabled":false,"results":[{"id":"293632886","archived":false,"color":"#b2b7f8","followers":14,"has_funding_file":false,"hl_name":"no2fpga/no2ice40","hl_trunc_description":"Misc iCE40 specific cores","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":293632886,"name":"no2ice40","owner_id":70486341,"owner_login":"no2fpga","updated_at":"2023-02-13T09:15:17.302Z","has_issues":true}},"sponsorable":false,"topics":["fpga","ice40"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ano2fpga%252Fno2ice40%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/no2fpga/no2ice40/star":{"post":"SPA1LHxOoGrcMk30RJxLLQ4G03d-S6KAbcdnTd1ZQSEzen62SsDIabvl_fn9-skyxWmm97fWE2fj3XuG5-T8Pg"},"/no2fpga/no2ice40/unstar":{"post":"08TSMCBBnowNlLwEmvCwYhNoqNnw6r0slbd9prtD6lVOZE5CtswhE0vJJO7V-cY3yYX9D2zhTlOjjUhzpsiALQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DO31isNR6CwBBZQsYZyFB5gzeQ0BFMRgB0NQ386_kiDdi_7kImfjn51ORTLyCZiTIP6_rSENegb9zDv0nRk13w"}}},"title":"Repository search results"}