{"payload":{"header_redesign_enabled":false,"results":[{"id":"409962929","archived":false,"color":"#b2b7f8","followers":11,"has_funding_file":false,"hl_name":"no2fpga/no2iso7816","hl_trunc_description":"FPGA core for ISO7816 smart card communication","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":409962929,"name":"no2iso7816","owner_id":70486341,"owner_login":"no2fpga","updated_at":"2022-04-28T12:29:23.636Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ano2fpga%252Fno2iso7816%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/no2fpga/no2iso7816/star":{"post":"qTrUz-PLyC224xFWHw_fbqDydVBep4GkFYxSV6zwmIA9QfVc1SnpjEYzXEOraJwAU6rhJYUOacwf-vrg32w9IQ"},"/no2fpga/no2iso7816/unstar":{"post":"LzaswMHuYzBj-IJ4dCe1u8jNvdaJghJnh4Gp1EZJfB3GIQqFIqhU6VzpdCiatcSog_0nP1RfVE-t-ev_WYFuvw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"G7hCmjLzzF86AHg71KRkd6ibuCBAjTFNMzfC0De3gBuKouHmEos8avg0DOIoc0lReqdKXSXu9qeVpAw-RswBng"}}},"title":"Repository search results"}