Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[XLA:CPU] Support limiting LLVM codegen in Aarch64 and other new x86 instructions #17758

Open
penpornk opened this issue Sep 30, 2024 · 0 comments
Open

[XLA:CPU] Support limiting LLVM codegen in Aarch64 and other new x86 instructions #17758

penpornk opened this issue Sep 30, 2024 · 0 comments
Assignees
@penpornk
Labels
CPU Related to XLA on CPU enhancement New feature or request

Comments

@penpornk
Copy link
Member

PR #17722 supports limiting the CPU ISA that LLVM will codegen. It currently only supports x86 ISAs from SSE4_2 up to AMX_FP16 and imposes a strict ordering (SSE4_2 < AVX < ... < AMX_FP16). We should

  1. Add Aarch64 support too.
  2. Investigate if we need to support AVX10 and it would go in the mix with other x86 instructions.
@penpornk penpornk added enhancement New feature or request CPU Related to XLA on CPU labels Sep 30, 2024
@penpornk penpornk self-assigned this Sep 30, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@penpornk penpornk

Labels
CPU Related to XLA on CPU enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@penpornk