{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"galapagos","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":3,"issueCount":7,"starsCount":12,"forksCount":11,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T19:08:25.775Z"}},{"type":"Public","name":"tpdp","owner":"UofT-HPRC","isFork":false,"description":"The PC Group Documentation Project","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-17T17:26:35.245Z"}},{"type":"Public","name":"Tbps_CRC","owner":"UofT-HPRC","isFork":true,"description":"A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":7,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-23T20:02:45.600Z"}},{"type":"Public","name":"galapagos_aes","owner":"UofT-HPRC","isFork":false,"description":"AES example using Galapagos Framework","allTopics":["aes","aes-128","xilinx-fpga","sidewinder","galapagos","gulf-stream","libgalapagos","fpga"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-05-06T20:47:01.095Z"}},{"type":"Public","name":"FFIVE","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-06T12:03:49.450Z"}},{"type":"Public","name":"libGalapagos","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-30T00:11:46.164Z"}},{"type":"Public","name":"fpga-bpf","owner":"UofT-HPRC","isFork":false,"description":"A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":43,"forksCount":12,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-10T20:09:30.600Z"}},{"type":"Public","name":"AIgean","owner":"UofT-HPRC","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-09T02:08:13.633Z"}},{"type":"Public","name":"ECE1373_assignment2","owner":"UofT-HPRC","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-26T13:30:56.606Z"}},{"type":"Public","name":"FPGA-Startup","owner":"UofT-HPRC","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-03T18:51:21.480Z"}},{"type":"Public","name":"NMU","owner":"UofT-HPRC","isFork":false,"description":"Network Management Unit Source","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-19T21:57:39.443Z"}},{"type":"Public","name":"ECE532-Materials","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-17T01:29:45.207Z"}},{"type":"Public","name":"ECE532-Tut-LWIP","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-17T01:28:29.825Z"}},{"type":"Public","name":"ECE532-Tut-AXI_VIP","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-16T02:35:50.846Z"}},{"type":"Public","name":"ECE532-Tut-Package_IP","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-16T02:34:42.716Z"}},{"type":"Public","name":"ECE532-Tut-ILA","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-07T19:31:10.974Z"}},{"type":"Public","name":"ECE532-Tut-Adding_Memory_to_Microblaze","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-07T18:46:03.693Z"}},{"type":"Public","name":"ECE532-Tut-Microblaze","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-06T21:13:54.299Z"}},{"type":"Public","name":"ECE532-Tut-Vivado_Basics","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-01-06T14:30:56.825Z"}},{"type":"Public","name":"ECE532-Lab-Warm_Up_Demo","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-01T20:46:56.633Z"}},{"type":"Public","name":"ECE532-Lab-Test","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-01T20:46:33.741Z"}},{"type":"Public","name":"ECE532-Assign-Primitives","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-01T20:45:58.788Z"}},{"type":"Public","name":"ECE532-Assign-Simulating_AXI","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-01T20:45:36.947Z"}},{"type":"Public","name":"fake_fpga","owner":"UofT-HPRC","isFork":false,"description":"A GUI pretending to be a DE1 for visualizing Verilog sims","allTopics":[],"primaryLanguage":{"name":"Java","color":"#b07219"},"pullRequestCount":0,"issueCount":2,"starsCount":10,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-17T01:23:19.502Z"}},{"type":"Public","name":"shoal","owner":"UofT-HPRC","isFork":false,"description":"Shoal is a PGAS library for heterogeneous clusters","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-01T13:21:15.436Z"}},{"type":"Public","name":"pharos","owner":"UofT-HPRC","isFork":true,"description":"pharos is a set of performance monitoring instrumentation for multi-FPGA systems ","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-28T23:47:42.020Z"}},{"type":"Public","name":"SHIP","owner":"UofT-HPRC","isFork":true,"description":"An RDMA accessible storage system that is usable by FPGAs and CPUs","allTopics":[],"primaryLanguage":{"name":"Tcl","color":"#e4cc98"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-15T20:56:02.716Z"}},{"type":"Public","name":"GULF-Stream","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":3,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-28T23:21:07.588Z"}},{"type":"Public","name":"fpga_virtualization","owner":"UofT-HPRC","isFork":false,"description":"FPGA Virtualization and NMU Source","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-27T13:07:26.979Z"}},{"type":"Public","name":"hiergp","owner":"UofT-HPRC","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-03T02:19:17.033Z"}}],"repositoryCount":48,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"UofT-HPRC repositories"}