{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"riscv-isa-sim","owner":"riscv-software-src","isFork":false,"description":"Spike, a RISC-V ISA Simulator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":42,"issueCount":264,"starsCount":2361,"forksCount":826,"license":"Other","participation":[0,7,1,4,14,3,7,5,2,1,10,16,14,2,2,13,16,5,3,3,3,3,5,3,6,2,4,2,0,3,1,6,13,2,1,5,13,0,17,24,15,22,9,36,7,22,8,6,9,16,10,3],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-14T12:05:45.207Z"}},{"type":"Public","name":"riscv-pk","owner":"riscv-software-src","isFork":false,"description":"RISC-V Proxy Kernel","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":6,"issueCount":82,"starsCount":580,"forksCount":307,"license":"Other","participation":[0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,3,0,0,2,0,0,0,0,0,0,2,0,0,0,6,4,6,0,2,2,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-09T01:34:54.721Z"}},{"type":"Public","name":"riscv-tests","owner":"riscv-software-src","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":24,"issueCount":113,"starsCount":869,"forksCount":449,"license":"Other","participation":[0,6,1,3,5,2,0,2,0,0,0,0,0,0,0,1,0,0,0,8,2,0,6,3,2,0,1,0,1,0,1,0,2,3,5,1,3,3,1,0,3,1,0,1,0,1,2,1,0,1,5,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-06T12:34:48.916Z"}},{"type":"Public","name":"librpmi","owner":"riscv-software-src","isFork":false,"description":"Reference implementation of RPMI specification as a library.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":5,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,5,0,4,7,4,6,1,12,1,0,2,3,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-01T11:38:47.665Z"}},{"type":"Public","name":"opensbi","owner":"riscv-software-src","isFork":false,"description":"RISC-V Open Source Supervisor Binary Interface","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":3,"issueCount":71,"starsCount":985,"forksCount":496,"license":"Other","participation":[3,10,2,8,4,0,4,1,10,6,15,7,13,3,3,1,8,3,2,1,4,0,13,1,17,15,11,1,0,11,3,5,7,1,5,1,2,4,8,4,5,15,1,1,5,23,5,1,0,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-27T05:25:34.067Z"}},{"type":"Public","name":"riscv-overlay","owner":"riscv-software-src","isFork":false,"description":"The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolchain aspects, all which will be based on the current RISC-V ISA and extensions.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":1,"starsCount":14,"forksCount":4,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-05-24T15:22:21.896Z"}}],"repositoryCount":6,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"riscv-software-src repositories"}