{"payload":{"header_redesign_enabled":false,"results":[{"id":"280899587","archived":false,"color":"#b2b7f8","followers":24,"has_funding_file":false,"hl_name":"osresearch/risc8","hl_trunc_description":"Mostly AVR compatible FPGA soft-core","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":280899587,"name":"risc8","owner_id":3068843,"owner_login":"osresearch","updated_at":"2021-09-30T10:06:09.563Z","has_issues":true}},"sponsorable":false,"topics":["microcontroller","fpga","yosys","ice40","softcore","upduino","up5k"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aosresearch%252Frisc8%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/osresearch/risc8/star":{"post":"6W_ZmW8pqrDFhlMSY91QSXJmWW74Ereb-xJ58s129HU4Wd-BRIL1uaXTfmn0faec-PvJMY2STXIB03fRdD1TBQ"},"/osresearch/risc8/unstar":{"post":"0ceYLusxGr3l2hT0gcvyq1XXJiN2HlQbdILkxW9HbAGUQrao6Vth1oIZdlI89IkSnvklI8r5xNRarMpJ4KDHMw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pGKqfIfNZKQ7ostGxN0YCGnsQCFo3rJAO-_v_46v7M_yVs_kewDGzK6moUt9oED0sr7bRKn2nE_p-Vyjcq4zsA"}}},"title":"Repository search results"}