We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
I've been studying the schematic and, correct me if I'm wrong, it would seem the VIA would be turned on with the following addresses:
FF00 to FFE0.
It is only setting pins A15:A5 does the VIA turn off. Meaning, if IORQ = ON and RREQ = OFF, then the VIA is enabled.
How would, for example, another VIA be selected with that memory map?
VIA IS ON
** VIA IS OFF**
Thanks
The text was updated successfully, but these errors were encountered:
No branches or pull requests
I've been studying the schematic and, correct me if I'm wrong, it would seem the VIA would be turned on with the following addresses:
FF00 to FFE0.
It is only setting pins A15:A5 does the VIA turn off. Meaning, if IORQ = ON and RREQ = OFF, then the VIA is enabled.
How would, for example, another VIA be selected with that memory map?
VIA IS ON
** VIA IS OFF**
Thanks
The text was updated successfully, but these errors were encountered: