Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Emulator/Simulator #2

Open
maidenone opened this issue Oct 29, 2020 · 0 comments
Open

Emulator/Simulator #2

maidenone opened this issue Oct 29, 2020 · 0 comments

Comments

@maidenone
Copy link

maidenone commented Oct 29, 2020

the core is a Sifive E25

in qemu:
The sifive_e machine models SiFive's E Series Freedom Everywhere cores. It models an embedded microcontroller with no MMU, Machine and User modes. It has CLINT, PLIC, and SiFive UART devices. It is compatible with HiFive1 binaries and emulates enough hardware for the board support packages to run, as well as the SiFive Core IP family of RISC-V implementations.

if we run the lib in a emulator we could observe what registers/addresses that are written and then try to map function calls with register writes.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant