Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Finalize ISA #15

Open
radiolok opened this issue Jul 10, 2022 · 0 comments
Open

Finalize ISA #15

radiolok opened this issue Jul 10, 2022 · 0 comments
Labels
documentation Improvements or additions to documentation verilog Emulator-related issues

Comments

@radiolok
Copy link
Owner

No description provided.

@radiolok radiolok added documentation Improvements or additions to documentation verilog Emulator-related issues labels Jul 10, 2022
@radiolok radiolok moved this to Emulator in DekatronPC Jul 10, 2022
@radiolok radiolok moved this from Emulator to Done in DekatronPC Apr 24, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
documentation Improvements or additions to documentation verilog Emulator-related issues
Projects
Status: Done
Development

No branches or pull requests

1 participant