-
Notifications
You must be signed in to change notification settings - Fork 3
/
neopixel_led_controller.qsf
444 lines (382 loc) · 22.6 KB
/
neopixel_led_controller.qsf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
# -------------------------------------------------------------------------- #
#
# Copyright (C) 2021 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors. Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# Date created = 10:33:17 December 02, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
# neopixel_led_controller_assignment_defaults.qdf
# If this file doesn't exist, see file:
# assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
# file is updated automatically by the Quartus Prime software
# and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #
# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:11:22 MARCH 25, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER ON
set_global_assignment -name SYSTEMVERILOG_FILE rtl/top.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/regfile.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/rst_syn.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/sys_ctl.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/edge2en.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/spi_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/channel_ctl.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/channel_out.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/waveform_ctl.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/waveform_gen.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/segment_led.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/fps_counter.sv
set_global_assignment -name QIP_FILE ip/pll/pll.qip
set_global_assignment -name QIP_FILE ip/ram/ram256.qip
set_global_assignment -name QSYS_FILE ip/clk/globalclk.qsys
# Pin & Location Assignments
# ==========================
set_location_assignment PIN_J5 -to clk_i
set_location_assignment PIN_P15 -to rst_n_i
set_location_assignment PIN_R14 -to dc_i
set_location_assignment PIN_P12 -to spi_sclk_i
set_location_assignment PIN_R11 -to spi_mosi_i
set_location_assignment PIN_R9 -to spi_cs_n_i
set_location_assignment PIN_P9 -to spi_miso_o
set_location_assignment PIN_E2 -to segment_led_1_o[8]
set_location_assignment PIN_L1 -to segment_led_1_o[7]
set_location_assignment PIN_G5 -to segment_led_1_o[6]
set_location_assignment PIN_F5 -to segment_led_1_o[5]
set_location_assignment PIN_G2 -to segment_led_1_o[4]
set_location_assignment PIN_J2 -to segment_led_1_o[3]
set_location_assignment PIN_K2 -to segment_led_1_o[2]
set_location_assignment PIN_D2 -to segment_led_1_o[1]
set_location_assignment PIN_E1 -to segment_led_1_o[0]
set_location_assignment PIN_B1 -to segment_led_2_o[8]
set_location_assignment PIN_R2 -to segment_led_2_o[7]
set_location_assignment PIN_C2 -to segment_led_2_o[6]
set_location_assignment PIN_C1 -to segment_led_2_o[5]
set_location_assignment PIN_N1 -to segment_led_2_o[4]
set_location_assignment PIN_P1 -to segment_led_2_o[3]
set_location_assignment PIN_P2 -to segment_led_2_o[2]
set_location_assignment PIN_A2 -to segment_led_2_o[1]
set_location_assignment PIN_A3 -to segment_led_2_o[0]
set_location_assignment PIN_C8 -to neopixel_code_o[15]
set_location_assignment PIN_B7 -to neopixel_code_o[14]
set_location_assignment PIN_D7 -to neopixel_code_o[13]
set_location_assignment PIN_E7 -to neopixel_code_o[12]
set_location_assignment PIN_B6 -to neopixel_code_o[11]
set_location_assignment PIN_A7 -to neopixel_code_o[10]
set_location_assignment PIN_A5 -to neopixel_code_o[9]
set_location_assignment PIN_B4 -to neopixel_code_o[8]
set_location_assignment PIN_R5 -to neopixel_code_o[7]
set_location_assignment PIN_L7 -to neopixel_code_o[6]
set_location_assignment PIN_P4 -to neopixel_code_o[5]
set_location_assignment PIN_L6 -to neopixel_code_o[4]
set_location_assignment PIN_R3 -to neopixel_code_o[3]
set_location_assignment PIN_M5 -to neopixel_code_o[2]
set_location_assignment PIN_P3 -to neopixel_code_o[1]
set_location_assignment PIN_M4 -to neopixel_code_o[0]
# Classic Timing Assignments
# ==========================
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
# Compiler Assignments
# ====================
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
set_global_assignment -name MUX_RESTRUCTURE OFF
set_global_assignment -name TOP_LEVEL_ENTITY neopixel_led_controller
# Fitter Assignments
# ==================
set_global_assignment -name DEVICE 10M08SCM153C8G
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION AUTO
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ON
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS ON
set_global_assignment -name OPTIMIZE_HOLD_TIMING "ALL PATHS"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING ON
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ON
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT NORMAL
set_global_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION ON
set_global_assignment -name AUTO_GLOBAL_CLOCK ON
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (SystemVerilog)"
# Power Estimation Assignments
# ============================
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE "12.5 %"
# start EDA_TEST_BENCH_SETTINGS(test)
# -----------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test -section_id test
# end EDA_TEST_BENCH_SETTINGS(test)
# ---------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_top)
# ---------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_top
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_top -section_id test_top
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_top.sv -section_id test_top
# end EDA_TEST_BENCH_SETTINGS(test_top)
# -------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_regfile)
# -------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_regfile
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_regfile -section_id test_regfile
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_regfile.sv -section_id test_regfile
# end EDA_TEST_BENCH_SETTINGS(test_regfile)
# -----------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_rst_syn)
# -------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_rst_syn
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_rst_syn -section_id test_rst_syn
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_rst_syn.sv -section_id test_rst_syn
# end EDA_TEST_BENCH_SETTINGS(test_rst_syn)
# -----------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_edge2en)
# -------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_edge2en
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_edge2en -section_id test_edge2en
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_edge2en.sv -section_id test_edge2en
# end EDA_TEST_BENCH_SETTINGS(test_edge2en)
# -----------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_spi_slave)
# ---------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_spi_slave
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_spi_slave -section_id test_spi_slave
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_spi_slave.sv -section_id test_spi_slave
# end EDA_TEST_BENCH_SETTINGS(test_spi_slave)
# -------------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_channel_ctl)
# -----------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_channel_ctl
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_channel_ctl -section_id test_channel_ctl
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_channel_ctl.sv -section_id test_channel_ctl
# end EDA_TEST_BENCH_SETTINGS(test_channel_ctl)
# ---------------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_channel_out)
# -----------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_channel_out
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_channel_out -section_id test_channel_out
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_channel_out.sv -section_id test_channel_out
# end EDA_TEST_BENCH_SETTINGS(test_channel_out)
# ---------------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_waveform_ctl)
# ------------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_waveform_ctl
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_waveform_ctl -section_id test_waveform_ctl
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_waveform_ctl.sv -section_id test_waveform_ctl
# end EDA_TEST_BENCH_SETTINGS(test_waveform_ctl)
# ----------------------------------------------
# start EDA_TEST_BENCH_SETTINGS(test_waveform_gen)
# ------------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test_waveform_gen
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test_waveform_gen -section_id test_waveform_gen
set_global_assignment -name EDA_TEST_BENCH_FILE sim/test_waveform_gen.sv -section_id test_waveform_gen
# end EDA_TEST_BENCH_SETTINGS(test_waveform_gen)
# ----------------------------------------------
# start EDA_TOOL_SETTINGS(eda_simulation)
# ---------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH test_top -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_top -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_regfile -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_rst_syn -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_edge2en -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_spi_slave -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_channel_ctl -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_channel_out -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_waveform_ctl -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME test_waveform_gen -section_id eda_simulation
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR sim/modelsim -section_id eda_simulation
# end EDA_TOOL_SETTINGS(eda_simulation)
# -------------------------------------
# start EDA_TOOL_SETTINGS(eda_board_design_boundary_scan)
# -------------------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
# end EDA_TOOL_SETTINGS(eda_board_design_boundary_scan)
# -----------------------------------------------------
# start EDA_TOOL_SETTINGS(eda_board_design_timing)
# ------------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
# end EDA_TOOL_SETTINGS(eda_board_design_timing)
# ----------------------------------------------
# start EDA_TOOL_SETTINGS(eda_board_design_symbol)
# ------------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
# end EDA_TOOL_SETTINGS(eda_board_design_symbol)
# ----------------------------------------------
# start EDA_TOOL_SETTINGS(eda_board_design_signal_integrity)
# ----------------------------------------------------------
# EDA Netlist Writer Assignments
# ==============================
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
# end EDA_TOOL_SETTINGS(eda_board_design_signal_integrity)
# --------------------------------------------------------
# -------------------------------------
# start ENTITY(neopixel_led_controller)
# Pin & Location Assignments
# ==========================
set_instance_assignment -name FAST_INPUT_REGISTER ON -to clk_i
set_instance_assignment -name FAST_INPUT_REGISTER ON -to rst_n_i
set_instance_assignment -name FAST_INPUT_REGISTER ON -to dc_i
set_instance_assignment -name FAST_INPUT_REGISTER ON -to spi_sclk_i
set_instance_assignment -name FAST_INPUT_REGISTER ON -to spi_mosi_i
set_instance_assignment -name FAST_INPUT_REGISTER ON -to spi_cs_n_i
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to spi_miso_o
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[8]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[7]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[6]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[5]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[4]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[3]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[2]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[1]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_1_o[0]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[8]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[7]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[6]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[5]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[4]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[3]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[2]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[1]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to segment_led_2_o[0]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[15]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[14]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[13]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[12]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[11]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[10]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[9]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[8]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[7]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[6]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[5]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[4]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[3]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[2]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[1]
set_instance_assignment -name FAST_OUTPUT_REGISTER OFF -to neopixel_code_o[0]
# Fitter Assignments
# ==================
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rst_n_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to dc_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spi_sclk_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spi_mosi_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spi_cs_n_i
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to spi_miso_o
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_1_o[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to segment_led_2_o[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to neopixel_code_o[0]
# start DESIGN_PARTITION(Top)
# ---------------------------
# Incremental Compilation Assignments
# ===================================
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
# end DESIGN_PARTITION(Top)
# -------------------------
# end ENTITY(neopixel_led_controller)
# -----------------------------------
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top