{"payload":{"header_redesign_enabled":false,"results":[{"id":"469215496","archived":false,"color":"#adb2cb","followers":3,"has_funding_file":false,"hl_name":"riccardonicolaidis/Sampler_XADC","hl_trunc_description":"This is my implementation of a Sampler using the ARTY A7 35T developement board by Digilent. ","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":469215496,"name":"Sampler_XADC","owner_id":98612744,"owner_login":"riccardonicolaidis","updated_at":"2022-04-15T16:01:16.891Z","has_issues":true}},"sponsorable":false,"topics":["fpga","sampler","systemverilog","xadc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":98,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ariccardonicolaidis%252FSampler_XADC%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/riccardonicolaidis/Sampler_XADC/star":{"post":"XU_IzgRrXnhFN6fwjAVxv7jXmetxiBsiiOH_h7O6dtpkjhM8UgjbtltvpVqgDCP-uZNE6yGXI1Bg8nmMhbNXNA"},"/riccardonicolaidis/Sampler_XADC/unstar":{"post":"3xeWQqnJZHOyNTjMQV_6vjFw6dnrjisJnyeZ0gkJ-wGsoqVKQbVwf9xxUADIUOXR7rPNdzJvww2YdBleUe0jbA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"dM_gNXLAfDSnSH3n8A1gTTYDolQrMuBNkRC2XE5n-6vUraSGZ8rKXVYqukuavUXYAEVeYYd1HYNzVPYDnvZTxQ"}}},"title":"Repository search results"}