{"payload":{"header_redesign_enabled":false,"results":[{"id":"384911296","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"sidhantp1906/RV32I","hl_trunc_description":"I worked personally on designing rv32i processor for some of the instructions like add,addi,sub,etc..","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":384911296,"name":"RV32I","owner_id":60102705,"owner_login":"sidhantp1906","updated_at":"2022-09-15T09:42:56.671Z","has_issues":true}},"sponsorable":false,"topics":["core","python3","verilog","systemverilog","rv32i","riscv32","cocotb"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":105,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asidhantp1906%252FRV32I%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/sidhantp1906/RV32I/star":{"post":"uwfapvXwyQe3YcsfysqiUYCa8wiHOPRVYVyA-R0h6lwAqa9Jfbujx0hX6Za7KZvUmmb1khCniaFbMrLADSmPXQ"},"/sidhantp1906/RV32I/unstar":{"post":"o3eZ0-zcFTl2hSH-tBLezTVfsVnFSK9lVYGiYW1PZ-N2VRtYWo43aYMXejqdWjnmgyE9U8xCQKWcQdoODnOfdw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"XEvZsFTjNTsX90L6hKiOdmbMPsEdyJaitqbLzFDM8GVFYMapek-3V8omCLq0_PxLM9gQ07GmNI3oG8pX-OsHTg"}}},"title":"Repository search results"}