{"payload":{"header_redesign_enabled":false,"results":[{"id":"569015733","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"suoglu/FPAM","hl_trunc_description":"Combinational adder and multiplier modules for IEEE 754 single-precision and double-precision floating point format.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":569015733,"name":"FPAM","owner_id":18381846,"owner_login":"suoglu","updated_at":"2023-01-12T22:24:24.601Z","has_issues":true}},"sponsorable":false,"topics":["fpga","floating-point","adder","multiplier","binary32","binary64"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":51,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asuoglu%252FFPAM%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/suoglu/FPAM/star":{"post":"aeVXKwEiJua9prUMKM9z65LCw-3O3-k8tVLwvfRliZ1yMYYqV_Kkqp18OwZW2l3Z5O6C6myKEAhukeLSFK91zg"},"/suoglu/FPAM/unstar":{"post":"EMrBgb_GJ3HtAlCRD4-oQxBitmGnxiEkDmUxEFHfJPSRaEFw2SAYrxcvobE6H8OyoRn_JLA7r42mcoaaFu8mGg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_WiakRp2mYqXDMGEe4I2qPDj5y3DMQ71T6hrErWkmJ2lItiaHM4wOnfKnRhpT0W4YdF2lSCfvSsY_iNI7xbH-w"}}},"title":"Repository search results"}