-
Notifications
You must be signed in to change notification settings - Fork 2
/
RFIDr_Open_JTAG_MUX.sch
256 lines (256 loc) · 5.86 KB
/
RFIDr_Open_JTAG_MUX.sch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 8 17
Title "RFIDr_Open_JTAG_MUX"
Date "2019-12-04"
Rev "A"
Comp "Superlative Semiconductor LLC"
Comment1 "Copyright 2021 Superlative Semiconductor LLC."
Comment2 "Licensed under CERN-OHL-P v2 or later."
Comment3 "This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY."
Comment4 "Author: E. Keehr"
$EndDescr
$Comp
L RFIDr_Open_Lib:NLAS5223B U8
U 1 1 5E2D83BF
P 3150 3950
F 0 "U8" H 3750 3600 60 0000 C CNN
F 1 "NLAS5223B" H 3950 3700 60 0000 C CNN
F 2 "RFIDr_Open:WQFN-10" H 4075 3575 30 0000 C CNN
F 3 "" H 3150 3950 60 0000 C CNN
1 3150 3950
1 0 0 -1
$EndComp
$Comp
L RFIDr_Open_Lib:NLAS5223B U9
U 1 1 5E2D83C6
P 7225 3950
F 0 "U9" H 7825 3600 60 0000 C CNN
F 1 "NLAS5223B" H 8025 3700 60 0000 C CNN
F 2 "RFIDr_Open:WQFN-10" H 8150 3575 30 0000 C CNN
F 3 "" H 7225 3950 60 0000 C CNN
1 7225 3950
1 0 0 -1
$EndComp
$Comp
L power:VDD #PWR0148
U 1 1 5E2D83CD
P 2825 4600
F 0 "#PWR0148" H 2825 4450 50 0001 C CNN
F 1 "VDD" V 2825 4800 50 0000 C CNN
F 2 "" H 2825 4600 60 0000 C CNN
F 3 "" H 2825 4600 60 0000 C CNN
1 2825 4600
0 -1 -1 0
$EndComp
$Comp
L power:VDD #PWR0149
U 1 1 5E2D83D3
P 6950 4600
F 0 "#PWR0149" H 6950 4450 50 0001 C CNN
F 1 "VDD" V 6950 4800 50 0000 C CNN
F 2 "" H 6950 4600 60 0000 C CNN
F 3 "" H 6950 4600 60 0000 C CNN
1 6950 4600
0 -1 -1 0
$EndComp
$Comp
L power:GND #PWR0152
U 1 1 5E2D83D9
P 4125 4750
F 0 "#PWR0152" H 4125 4500 50 0001 C CNN
F 1 "GND" H 4125 4600 50 0000 C CNN
F 2 "" H 4125 4750 60 0000 C CNN
F 3 "" H 4125 4750 60 0000 C CNN
1 4125 4750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0156
U 1 1 5E2D83DF
P 8200 4750
F 0 "#PWR0156" H 8200 4500 50 0001 C CNN
F 1 "GND" H 8200 4600 50 0000 C CNN
F 2 "" H 8200 4750 60 0000 C CNN
F 3 "" H 8200 4750 60 0000 C CNN
1 8200 4750
1 0 0 -1
$EndComp
$Comp
L Device:C_Small C9
U 1 1 5E2D83E5
P 2875 4450
F 0 "C9" V 3025 4425 50 0000 L CNN
F 1 "100n" V 2925 4225 50 0000 L CNN
F 2 "Capacitors_SMD:C_0402" V 2725 4300 30 0000 C CNN
F 3 "" H 2875 4450 60 0000 C CNN
1 2875 4450
-1 0 0 1
$EndComp
$Comp
L Device:C_Small C16
U 1 1 5E2D83EC
P 7000 4450
F 0 "C16" V 7150 4375 50 0000 L CNN
F 1 "100n" V 7050 4225 50 0000 L CNN
F 2 "Capacitors_SMD:C_0402" V 6900 4250 30 0000 C CNN
F 3 "" H 7000 4450 60 0000 C CNN
1 7000 4450
-1 0 0 1
$EndComp
$Comp
L power:GND #PWR0157
U 1 1 5E2D83F3
P 2875 4275
F 0 "#PWR0157" H 2875 4025 50 0001 C CNN
F 1 "GND" H 2875 4125 50 0000 C CNN
F 2 "" H 2875 4275 60 0000 C CNN
F 3 "" H 2875 4275 60 0000 C CNN
1 2875 4275
-1 0 0 1
$EndComp
$Comp
L power:GND #PWR0158
U 1 1 5E2D83F9
P 7000 4250
F 0 "#PWR0158" H 7000 4000 50 0001 C CNN
F 1 "GND" H 7000 4100 50 0000 C CNN
F 2 "" H 7000 4250 60 0000 C CNN
F 3 "" H 7000 4250 60 0000 C CNN
1 7000 4250
-1 0 0 1
$EndComp
Text Label 7675 3775 3 60 ~ 0
JTAG_SEL
Text Label 3500 5550 1 60 ~ 0
JTAG_SEL
Text Label 3600 3775 3 60 ~ 0
JTAG_SEL
Text Label 3500 3775 3 60 ~ 0
FPGA_TDI
Text Label 3400 5550 1 60 ~ 0
FPGA_TDO
Text Label 7575 3775 3 60 ~ 0
FPGA_TCK
Text Label 7475 5575 1 60 ~ 0
FPGA_TMS
Text Label 4450 4600 2 60 ~ 0
JTAG_TDI
Text Label 3600 5550 1 60 ~ 0
JTAG_TDO
Text Label 8575 4600 2 60 ~ 0
JTAG_TCK
Text Label 7675 5575 1 60 ~ 0
JTAG_TMS
Text Label 7475 3525 3 60 ~ 0
FPGA_TCK_MCU
Text Label 6625 4700 2 60 ~ 0
FPGA_TMS_MCU
Text Label 3400 3550 3 60 ~ 0
FPGA_TDI_MCU
Text Label 2525 4700 2 60 ~ 0
FPGA_TDO_MCU
Text Label 7575 5575 1 60 ~ 0
JTAG_SEL
Text HLabel 3400 3450 1 60 Input ~ 0
FPGA_TDI_MCU
Text HLabel 1850 4700 0 60 Output ~ 0
FPGA_TDO_MCU
Text HLabel 3500 3450 1 60 Output ~ 0
FPGA_TDI
Text HLabel 4450 4600 2 60 Input ~ 0
JTAG_TDI
Text HLabel 3400 5550 3 60 Input ~ 0
FPGA_TDO
Text HLabel 3600 5550 3 60 Output ~ 0
JTAG_TDO
Wire Wire Line
2825 4600 2875 4600
Wire Wire Line
6950 4600 7000 4600
Wire Wire Line
8200 4750 8200 4700
Wire Wire Line
8200 4700 8125 4700
Wire Wire Line
2875 4550 2875 4600
Connection ~ 2875 4600
Wire Wire Line
7000 4550 7000 4600
Connection ~ 7000 4600
Wire Wire Line
7000 4250 7000 4350
Wire Wire Line
2875 4275 2875 4350
Wire Wire Line
7575 5150 7575 5575
Wire Wire Line
7675 3775 7675 4150
Wire Wire Line
3600 3450 3600 4150
Wire Wire Line
3500 5150 3500 5550
Wire Wire Line
4050 4700 4125 4700
Wire Wire Line
4125 4700 4125 4750
Wire Wire Line
3500 3450 3500 4150
Wire Wire Line
3600 5550 3600 5150
Wire Wire Line
3400 5550 3400 5150
Wire Wire Line
7475 5150 7475 5575
Wire Wire Line
7675 5150 7675 5575
Wire Wire Line
7575 3525 7575 4150
Wire Wire Line
7475 3525 7475 4150
Wire Wire Line
5950 4700 7025 4700
Wire Wire Line
1850 4700 2950 4700
Wire Wire Line
3400 3450 3400 4150
Wire Wire Line
8125 4600 8575 4600
Wire Wire Line
4050 4600 4450 4600
Text HLabel 3600 3450 1 60 Input ~ 0
JTAG_SEL
Text HLabel 7475 3525 1 60 Input ~ 0
FPGA_TCK_MCU
Text HLabel 7575 3525 1 60 Output ~ 0
FPGA_TCK
Text HLabel 8575 4600 2 60 Input ~ 0
JTAG_TCK
Text HLabel 5950 4700 0 60 Input ~ 0
FPGA_TMS_MCU
Text HLabel 7475 5575 3 60 Output ~ 0
FPGA_TMS
Text HLabel 7675 5575 3 60 Input ~ 0
JTAG_TMS
Wire Wire Line
2875 4600 2950 4600
Wire Wire Line
7000 4600 7025 4600
Text Notes 2875 6450 0 100 ~ 0
Dual Solid-State\nSPDT Switches
Text Notes 6975 6450 0 100 ~ 0
Dual Solid-State\nSPDT Switches
Text Notes 3050 1975 0 100 ~ 0
Schematic Summary: JTAG MUX\nThis pair of dual solid-state switches permits programming\nof the FPGA either through an onboard header, or over-the-air\nthrough the MCU. So far, over-the-air FPGA reprogramming \nhas not been implemented or tested.
Wire Notes Line
2950 1150 2950 2150
Wire Notes Line
2950 2150 8100 2150
Wire Notes Line
8100 2150 8100 1150
Wire Notes Line
8100 1150 2950 1150
$EndSCHEMATC