{"payload":{"header_redesign_enabled":false,"results":[{"id":"379055209","archived":false,"color":"#DAE1C2","followers":4,"has_funding_file":false,"hl_name":"theSergeyGusev/simple10GbaseR","hl_trunc_description":"FPGA Low latency 10GBASE-R PCS","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":379055209,"name":"simple10GbaseR","owner_id":31762351,"owner_login":"theSergeyGusev","updated_at":"2023-05-23T13:16:34.232Z","has_issues":true}},"sponsorable":false,"topics":["fpga","ieee80211","pcs","10g","10gbase-r","10gbps"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AtheSergeyGusev%252Fsimple10GbaseR%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/theSergeyGusev/simple10GbaseR/star":{"post":"U8dj8xT_G4LuKoYmNSUonf36k4vltqq-0EPDGRJDkVTlaOTtv0QGOg8XdkRvd7eLPYPVVuw3q6fBRNo96x5JQQ"},"/theSergeyGusev/simple10GbaseR/unstar":{"post":"9dbf5X5Y4Cu-R7uuMLfS-19moDEfAcbFqQ78KGkKm0sGFoOP6E_3Yy3o_168HCgI2FPTYC8-mXbdG4NM5Ev_6w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"DOU1hqp1yQfnOjm2tF84Y-P1H8OLIPZrTywI-XsYDyFYumRMRAS9f_1OWX7l7RXEc81tZUxMZ9TyDuUjPE8Igw"}}},"title":"Repository search results"}