{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":421198820,"defaultBranch":"main","name":"fpga-serial-acl-tester-3","ownerLogin":"timothystotts","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-10-25T22:08:14.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/67074939?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1723316300.0","currentOid":""},"activityList":{"items":[{"before":"172deb27a987f7e06c8c17ff3c90904ec5edc537","after":"5834aa3b7af91ba1653f6d393ccd0028c0f0cf8e","ref":"refs/heads/main","pushedAt":"2024-08-10T20:41:43.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"The README.md was updated with clearer language in the Notes section.","shortMessageHtmlLink":"The README.md was updated with clearer language in the Notes section."}},{"before":"3c9d1be07183f6e977908e43ce1b87860ff2c4a2","after":"172deb27a987f7e06c8c17ff3c90904ec5edc537","ref":"refs/heads/main","pushedAt":"2024-08-10T19:24:35.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Added hopefully helpful notes to README.md regarding steps at initializing the example projects.","shortMessageHtmlLink":"Added hopefully helpful notes to README.md regarding steps at initial…"}},{"before":"e0e28798815d9833724e07f87c39cc6adcf0c7bf","after":"3c9d1be07183f6e977908e43ce1b87860ff2c4a2","ref":"refs/heads/main","pushedAt":"2024-08-10T19:16:30.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Ready to use TCL scripts for installing board parts with Vivado 2021.2.","shortMessageHtmlLink":"Ready to use TCL scripts for installing board parts with Vivado 2021.2."}},{"before":"9cca1879df10fe2993a52e078b0cf6e681e1b319","after":"3c9d1be07183f6e977908e43ce1b87860ff2c4a2","ref":"refs/heads/bugs/tcl_script_fixes","pushedAt":"2024-08-10T19:16:14.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Ready to use TCL scripts for installing board parts with Vivado 2021.2.","shortMessageHtmlLink":"Ready to use TCL scripts for installing board parts with Vivado 2021.2."}},{"before":"9854b2b3223a0b889c50cc5de2cfe371f04eba7a","after":"9cca1879df10fe2993a52e078b0cf6e681e1b319","ref":"refs/heads/bugs/tcl_script_fixes","pushedAt":"2024-08-10T19:02:03.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Further TCL script backport from Vivado 2024.1 to 2021.2.","shortMessageHtmlLink":"Further TCL script backport from Vivado 2024.1 to 2021.2."}},{"before":null,"after":"9854b2b3223a0b889c50cc5de2cfe371f04eba7a","ref":"refs/heads/bugs/tcl_script_fixes","pushedAt":"2024-08-10T18:58:20.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Pending fixes to TCL scripts for other users to not have script failures when running init_ scripts. Also, install scripts for the purpose of automated board part fetching.","shortMessageHtmlLink":"Pending fixes to TCL scripts for other users to not have script failu…"}},{"before":"ac83b4b7c7ec97f35cf256cba1322a5b335b0e77","after":"e0e28798815d9833724e07f87c39cc6adcf0c7bf","ref":"refs/heads/main","pushedAt":"2024-07-28T21:50:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"README.md notes on MicroBlaze example requiring Vivado 2021.2 specifically.","shortMessageHtmlLink":"README.md notes on MicroBlaze example requiring Vivado 2021.2 specifi…"}},{"before":"630baa5eaba1ad5bdd6f3dba895e1aad1924db3a","after":"223f22f3aa585c8784fe45b805b45d2ebd300fae","ref":"refs/heads/develop/upgrade_2021.2_to_2023.1","pushedAt":"2024-07-28T21:49:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"README.md notes on MicroBlaze example requiring Vivado 2021.2 specifically.","shortMessageHtmlLink":"README.md notes on MicroBlaze example requiring Vivado 2021.2 specifi…"}},{"before":"0e14bfc080fa7e81231cb2862c05f15d9c7f6462","after":"ac83b4b7c7ec97f35cf256cba1322a5b335b0e77","ref":"refs/heads/main","pushedAt":"2024-04-14T20:59:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Example GHDL 4.1.0 with GCC backend patch for complining libraries with CFLAGS.","shortMessageHtmlLink":"Example GHDL 4.1.0 with GCC backend patch for complining libraries wi…"}},{"before":"c49f14d69bc57fc4b4babadd37b0c575e9f33fc1","after":"0e14bfc080fa7e81231cb2862c05f15d9c7f6462","ref":"refs/heads/main","pushedAt":"2024-01-22T01:25:44.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"New simulation result for test_default_fpga_regression execution.","shortMessageHtmlLink":"New simulation result for test_default_fpga_regression execution."}},{"before":"6d2b8be0ed620f7498d0e908d4e675e41e2a0835","after":"0e14bfc080fa7e81231cb2862c05f15d9c7f6462","ref":"refs/heads/development/faster-run-gcc-with-passes","pushedAt":"2024-01-22T01:25:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"New simulation result for test_default_fpga_regression execution.","shortMessageHtmlLink":"New simulation result for test_default_fpga_regression execution."}},{"before":null,"after":"6d2b8be0ed620f7498d0e908d4e675e41e2a0835","ref":"refs/heads/development/faster-run-gcc-with-passes","pushedAt":"2024-01-21T23:57:55.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"VHDL-only project - the UART and CLS test-bench models were updated to indicate not only WARNING/INFO but also WARNING/INFO/PASSES correctly. The simulation runs for less duration. The ghdl-run.sh script and a patch to the vivado IP compile script support setting of GCC back-end compiler flags.","shortMessageHtmlLink":"VHDL-only project - the UART and CLS test-bench models were updated t…"}},{"before":"1c77476e86386f90f8b49afc0e49bdb375901ad6","after":"c49f14d69bc57fc4b4babadd37b0c575e9f33fc1","ref":"refs/heads/main","pushedAt":"2024-01-14T21:08:18.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"ACL VHDL project only - the referenced tag in OsvvmLibraries was backtracked to tag 2021.02 and the ghdl-run.sh updated to match for the purpose of supporting the latest official release of GHDL v3.0.0 with GCC back-end. when using the GCC back-end, the CI updates to OS-VVM broke the compilation. This might be solved by GHDL pre-v4.0, but this author decided to stick with the latest official release of GHDL for his example project. The functionality used by this project is still compatible with the older OS-VVM.","shortMessageHtmlLink":"ACL VHDL project only - the referenced tag in OsvvmLibraries was back…"}},{"before":"302d890c6963f7f1c9089b06cf2b255816357843","after":"1c77476e86386f90f8b49afc0e49bdb375901ad6","ref":"refs/heads/main","pushedAt":"2023-11-23T17:54:14.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"The VHDL test-bench and GHDL run script were updated to name, compile and execute the fpga_serial_acl_tester_a7100 entity as the top-level instead of a stale name of fpga_serial_acl_tester. The test-bench now runs with GHDL 3.0.0 and Xilinx Vivado 2021.2 libraries.","shortMessageHtmlLink":"The VHDL test-bench and GHDL run script were updated to name, compile…"}},{"before":"ca2e170a3f706ce6e7ef411bbfa91da740143937","after":"630baa5eaba1ad5bdd6f3dba895e1aad1924db3a","ref":"refs/heads/develop/upgrade_2021.2_to_2023.1","pushedAt":"2023-07-17T02:25:52.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"The VHDL projects had their INIT scripts upgraded from Vivado 2021.2 to 2023.1 .","shortMessageHtmlLink":"The VHDL projects had their INIT scripts upgraded from Vivado 2021.2 …"}},{"before":"1e83aa871ccc17eff5b89a6f29393f7b58572392","after":"ca2e170a3f706ce6e7ef411bbfa91da740143937","ref":"refs/heads/develop/upgrade_2021.2_to_2023.1","pushedAt":"2023-07-10T01:02:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Experimental upgrade of ACL-Tester-Design-MB-S7 to Vivado 2023.1 , plus corrections to z-Arty-S7-25-Master-physical.xdc .","shortMessageHtmlLink":"Experimental upgrade of ACL-Tester-Design-MB-S7 to Vivado 2023.1 , pl…"}},{"before":null,"after":"1e83aa871ccc17eff5b89a6f29393f7b58572392","ref":"refs/heads/develop/upgrade_2021.2_to_2023.1","pushedAt":"2023-07-02T18:03:03.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Experimental upgrade of ACL-Tester-Design-MB to Vivado 2023.1 .","shortMessageHtmlLink":"Experimental upgrade of ACL-Tester-Design-MB to Vivado 2023.1 ."}},{"before":"1913c596d0ddb778edae03e33b97f3fa276f42bd","after":"302d890c6963f7f1c9089b06cf2b255816357843","ref":"refs/heads/main","pushedAt":"2023-05-18T23:42:40.454Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Multiple .gitignore were updated or added to prevent tool data from being displayed as uncommitted source.","shortMessageHtmlLink":"Multiple .gitignore were updated or added to prevent tool data from b…"}},{"before":"d254335c1772a1165066074dd0ee1db513be70cc","after":"1913c596d0ddb778edae03e33b97f3fa276f42bd","ref":"refs/heads/main","pushedAt":"2023-03-11T20:18:58.366Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Various comments and code were updated to (a) have correct text, and (b) match the functionality between the SystemVerilog design and the Verilog design.","shortMessageHtmlLink":"Various comments and code were updated to (a) have correct text, and …"}},{"before":"d254335c1772a1165066074dd0ee1db513be70cc","after":"1913c596d0ddb778edae03e33b97f3fa276f42bd","ref":"refs/heads/bugs/various_defects_2","pushedAt":"2023-03-11T02:42:10.219Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Various comments and code were updated to (a) have correct text, and (b) match the functionality between the SystemVerilog design and the Verilog design.","shortMessageHtmlLink":"Various comments and code were updated to (a) have correct text, and …"}},{"before":"75b8613ba69f1cbe95fb2ecd0a11df595010a30a","after":"d254335c1772a1165066074dd0ee1db513be70cc","ref":"refs/heads/main","pushedAt":"2023-03-09T00:36:07.862Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Various comments and code were updated to (a) have correct text, and (b) match the functionality between the VHDL design and the SystemVerilog design.","shortMessageHtmlLink":"Various comments and code were updated to (a) have correct text, and …"}},{"before":"75b8613ba69f1cbe95fb2ecd0a11df595010a30a","after":"d254335c1772a1165066074dd0ee1db513be70cc","ref":"refs/heads/bugs/various_defects_2","pushedAt":"2023-03-09T00:35:26.357Z","pushType":"push","commitsCount":1,"pusher":{"login":"timothystotts","name":"Tim S.","path":"/timothystotts","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/67074939?s=80&v=4"},"commit":{"message":"Various comments and code were updated to (a) have correct text, and (b) match the functionality between the VHDL design and the SystemVerilog design.","shortMessageHtmlLink":"Various comments and code were updated to (a) have correct text, and …"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAElxtO0QA","startCursor":null,"endCursor":null}},"title":"Activity · timothystotts/fpga-serial-acl-tester-3"}