XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
-
Updated
Mar 7, 2024 - Tcl
XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
SEM (Soft Error Mitigation) IP adapted for PYNQ-Z2
PYNQ-Z1/Z2 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx
Add a description, image, and links to the axi topic page so that developers can more easily learn about it.
To associate your repository with the axi topic, visit your repo's landing page and select "manage topics."