Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
-
Updated
Oct 15, 2023 - Verilog
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
Basic UVM Testbench to verify AXI stream spec design. Added a wishbone BFM to mimic Wishbone design.
Add a description, image, and links to the design-verification topic page so that developers can more easily learn about it.
To associate your repository with the design-verification topic, visit your repo's landing page and select "manage topics."