FYP project. A VerilogHDL based hardware accelerator.
-
Updated
Oct 27, 2023 - SystemVerilog
FYP project. A VerilogHDL based hardware accelerator.
Add a description, image, and links to the lenet-5 topic page so that developers can more easily learn about it.
To associate your repository with the lenet-5 topic, visit your repo's landing page and select "manage topics."