#
seven-segment
Here are 4 public repositories matching this topic...
64-Bits One-Time Pad on FPGA Board (Nexys 4 DDR Artix-7).
-
Updated
Jun 21, 2017 - Verilog
Verilog code to run the YL-3 8 digit 7 segment display.
-
Updated
Jun 28, 2020 - Verilog
A project as part of Digital System Design course. (Oct 2018 - Nov 2018)
-
Updated
Oct 23, 2022 - Verilog
Improve this page
Add a description, image, and links to the seven-segment topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the seven-segment topic, visit your repo's landing page and select "manage topics."