-
Notifications
You must be signed in to change notification settings - Fork 46
/
.gitignore
103 lines (84 loc) · 1.03 KB
/
.gitignore
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
uvm-1.2
uvm_ref/
uvm_logfile.txt
tags
vimproject
__pycache__
*.log
*.pyc
build
dist
out
sim_build*
.mypy_cache
.pytype
obj_dir
.venv
# Code coverage
.coverage
.coverage.*
htmlcov/
.coveralls.yml
test-cocotb.xml
test-results.xml
.cocotb-results
# ghdl files
e~*.o
common_stub
.eggs
*egg-info*
*.bak
# Vim tmp files
*.swp
*~
# Emacs tmp files
\#*\#
\.\#*
# Mergetool tmp files
*.orig
*.bak
# Waveforms
*.vcd
*.fst
*.fst.hier
# Results
results*.xml
results_coverage.xml
combined_results.xml
# Debuggers
.gdb_history
# Pytest
.pytest_cache
# Synopsys VCS
*.tab
sim_build
ucli.key
# Cadence Incisive/Xcelium
*.elog
irun.log
xrun.log
irun.key
xrun.key
irun.history
xrun.history
INCA_libs
xcelium.d
ncelab_*.err
xmelab_*.err
ncsim_*.err
xmsim_*.err
bpad_*.err
.bpad/
.simvision/
waves.shm/
# Mentor Modelsim/Questa
test/examples/**/modelsim.ini
test/examples/**/transcript
*.wlf
vish_stacktrace.vstf
# Aldec Riviera
test/examples/**/library.cfg
test/examples/**/dataset.asdb
test/examples/**/compile
# Tachyon DA CVC
test/examples/**/verilog.log