Electrical engineer, with an emphasis in digital logic design. I am on LinkedIn.
Verilog. FPGA. Altera. Xilinx. Zynq. AXI. engineering_type@yahoo.com
- Seattle, WA
Block or Report
Block or report delhatch
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseSort by: Most downloads
0 packages
No results matched your search.
Try browsing all packages to find what you're looking for.