{"payload":{"header_redesign_enabled":false,"results":[{"id":"352613005","archived":false,"color":"#adb2cb","followers":4,"has_funding_file":false,"hl_name":"valerionew/desd-labs","hl_trunc_description":"Code for the Politecnico di Milano coruse Digital Electronic Systems Design: FPGA labs","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":352613005,"name":"desd-labs","owner_id":17505995,"owner_login":"valerionew","updated_at":"2021-05-30T13:06:05.205Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Avalerionew%252Fdesd-labs%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/valerionew/desd-labs/star":{"post":"67E-GLzHQr3CVVUxYrUgOeVeldqXhPfR1ViWWoNEdjaPLhE8nF39E8XVuJIb5phqcOL5rfsJ-HtgMl7Qbdncrw"},"/valerionew/desd-labs/unstar":{"post":"3n4pJVx5LqSPr3sOA43MQvysFQtx_jUc2aPvznDZ9S7FEuHRDm3IdDLmGs8onfwflqse3jQw4bdJvCErMFLbWw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"TwZx0LvOgBiazc7CBAyEpKN48QUsQFP6Hm25Qvf5M1-Wk1TGQ715LmHCRQwz9fqOJyNb_NtioyVUFYu6UxKkhA"}}},"title":"Repository search results"}