-
Notifications
You must be signed in to change notification settings - Fork 0
/
ra_cfg.txt
170 lines (160 loc) · 10.5 KB
/
ra_cfg.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
FSP Configuration
Board "Custom User Board (Any Device)"
R7FA2E1A52DFJ
part_number: R7FA2E1A52DFJ
rom_size_bytes: 32768
ram_size_bytes: 16384
data_flash_size_bytes: 4096
package_style: LQFP
package_pins: 32
RA2E1
series: 2
RA2E1 Family
OFS0 register settings: Independent WDT: Start Mode: IWDT is Disabled
OFS0 register settings: Independent WDT: Timeout Period: 2048 cycles
OFS0 register settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
OFS0 register settings: Independent WDT: Window End Position: 0% (no window end position)
OFS0 register settings: Independent WDT: Window Start Position: 100% (no window start position)
OFS0 register settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
OFS0 register settings: Independent WDT: Stop Control: Stop counting when in Sleep, Snooze mode, or Software Standby
OFS0 register settings: WDT: Start Mode Select: Stop WDT after a reset (register-start mode)
OFS0 register settings: WDT: Timeout Period: 16384 cycles
OFS0 register settings: WDT: Clock Frequency Division Ratio: 128
OFS0 register settings: WDT: Window End Position: 0% (no window end position)
OFS0 register settings: WDT: Window Start Position: 100% (no window start position)
OFS0 register settings: WDT: Reset Interrupt Request: Reset
OFS0 register settings: WDT: Stop Control: Stop counting when entering Sleep mode
OFS1 register settings: Internal Clock Supply Architecture Type: Type A
OFS1 register settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
OFS1 register settings: Voltage Detection 0 Level: 1.90 V
OFS1 register settings: HOCO Oscillation Enable: HOCO oscillation is enabled after reset
Use Low Voltage Mode: Not Supported
MPU: Enable or disable PC Region 0: Disabled
MPU: PC0 Start: 0x000FFFFC
MPU: PC0 End: 0x000FFFFF
MPU: Enable or disable PC Region 1: Disabled
MPU: PC1 Start: 0x000FFFFC
MPU: PC1 End: 0x000FFFFF
MPU: Enable or disable Memory Region 0: Disabled
MPU: Memory Region 0 Start: 0x000FFFFC
MPU: Memory Region 0 End: 0x000FFFFF
MPU: Enable or disable Memory Region 1: Disabled
MPU: Memory Region 1 Start: 0x200FFFFC
MPU: Memory Region 1 End: 0x200FFFFF
MPU: Enable or disable Memory Region 2: Disabled
MPU: Memory Region 2 Start: 0x407FFFFC
MPU: Memory Region 2 End: 0x407FFFFF
MPU: Enable or disable Memory Region 3: Disabled
MPU: Memory Region 3 Start: 0x400DFFFC
MPU: Memory Region 3 End: 0x400DFFFF
Main Oscillator Wait Time: 262144 cycles
ID Code Mode: Unlocked (Ignore ID)
ID Code (32 Hex Characters): FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
RA Common
Main stack size (bytes): 0x400
Heap size (bytes): 0
MCU Vcc (mV): 3300
Parameter checking: Disabled
Assert Failures: Return FSP_ERR_ASSERTION
Error Log: No Error Log
Clock Registers not Reset Values during Startup: Disabled
Main Oscillator Populated: Populated
PFS Protect: Enabled
C Runtime Initialization : Enabled
Early BSP Initialization : Disabled
Main Oscillator Clock Source: Crystal or Resonator
Subclock Populated: Populated
Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
Subclock Stabilization Time (ms): 1000
Clocks
XTAL 16000000Hz
HOCO 48MHz
Clock Src: HOCO
ICLK Div /1
PCLKB Div /2
PCLKD Div /1
CLKOUT Disabled
CLKOUT Div /1
Pin Configurations
R7FA2E1A72DFL.pincfg -> g_bsp_pin_cfg
AVCC0 29 ANALOG0_AVCC0 - - - - - - - - IO "Read only" -
AVSS0 30 ANALOG0_AVSS0 - - - - - - - - IO "Read only" -
P010 32 - - - - Disabled - - "ADC0: AN005; ANALOG0: VREFH0; CTSU0: TS30-CFC" - None - -
P011 31 - - - - Disabled - - "ADC0: AN006; ANALOG0: VREFL0; CTSU0: TS31-CFC" - None - -
P012 28 - - - - Disabled - - "ADC0: AN007; CTSU0: TS32-CFC" - None - -
P013 27 - - - - Disabled - - "ADC0: AN008; CTSU0: TS33-CFC" - None - -
P014 26 GPIO - - - "Output mode (Initial Low)" - - "ADC0: AN009" - IO - -
P015 25 - - - - Disabled - - "ADC0: AN010; CTSU0: TS28-CFC; ICU0: IRQ07" - None - -
P100 24 - - - - Disabled - - "ACMPLP0: CMPIN0; ADC0: AN022; AGT0: AGTIO0; CTSU0: TS26-CFC; GPT_POEG0: GTETRGA; GPT8: GTIOC8B; ICU0: IRQ02; IIC0: SCL0; KINT0: KRM00; SCI0: RXD0; SCI0: SCL0; SCI1: SCK1; SPI0: MISOA" - None - -
P101 23 - - - - Disabled - - "ACMPLP0: CMPREF0; ADC0: AN021; AGT0: AGTEE0; CTSU0: TS16-CFC; GPT_POEG1: GTETRGB; GPT8: GTIOC8A; ICU0: IRQ01; IIC0: SDA0; KINT0: KRM01; SCI0: SDA0; SCI0: TXD0; SCI1: CTS1; SPI0: MOSIA" - None - -
P102 22 - - - - Disabled - - "ACMPLP1: CMPIN1; ADC0: ADTRG0; ADC0: AN020; AGT0: AGTO0; CTSU0: TS15-CFC; GPT_OPS0: GTOWLO; GPT5: GTIOC5B; KINT0: KRM02; SCI0: SCK0; SPI0: RSPCKA" - None - -
P103 21 - - - - Disabled - - "ACMPLP1: CMPREF1; ADC0: AN019; CTSU0: TS14-CFC; GPT_OPS0: GTOWUP; GPT5: GTIOC5A; KINT0: KRM03; SCI0: CTS0; SPI0: SSLA0" - None - -
P108 17 DEBUG0_SWDIO - - - "Peripheral mode" - None "DEBUG0: SWDIO; GPT_OPS0: GTOULO; GPT0: GTIOC0B; SCI9: CTS9" - IO - -
P109 18 - - - - Disabled - - "CGC0: CLKOUT; CTSU0: TS10-CFC; GPT_OPS0: GTOVUP; GPT4: GTIOC4A; SCI1: SCK1; SCI9: SDA9; SCI9: TXD9" - None - -
P110 19 - - - - Disabled - - "ACMP(0-1): VCOUT; CTSU0: TS11-CFC; GPT_OPS0: GTOVLO; GPT4: GTIOC4B; ICU0: IRQ03; SCI9: RXD9; SCI9: SCL9" - None - -
P112 20 - - - - Disabled - - "AGT0: AGTOB0; CTSU0: TSCAP; GPT6: GTIOC6B; SCI1: SCK1" - None - -
P200 15 - - - - Disabled - - "ICU0: NMI" - None - -
P201 14 - - - - Disabled - - "SYSTEM0: MD" - None - -
P207 12 - - - - Disabled - - - - None - -
P208 11 - - - - Disabled - - "AGT0: AGTOB0" - None - -
P212 6 - - - - Disabled - - "AGT1: AGTEE1; CGC0: EXTAL; GPT_POEG1: GTETRGB; GPT0: GTIOC0B; ICU0: IRQ03; SCI1: RXD1; SCI1: SCL1" - None - -
P213 5 - - - - Disabled - - "CGC0: XTAL; GPT_POEG0: GTETRGA; GPT0: GTIOC0A; ICU0: IRQ02; SCI1: SDA1; SCI1: TXD1" - None - -
P214 3 - - - - Disabled - - "CGC0: XCOUT" - None - -
P215 2 - - - - Disabled - - "CGC0: XCIN" - None - -
P300 16 DEBUG0_SWCLK - - - "Peripheral mode" - None "DEBUG0: SWCLK; GPT_OPS0: GTOUUP; GPT0: GTIOC0A" - IO - -
P407 8 - - - - Disabled - - "ADC0: ADTRG0; AGT0: AGTIO0; IIC0: SDA0; RTC0: RTCOUT; SCI0: CTS0" - None - -
P913 10 GPIO - - - "Output mode (Initial Low)" CMOS - "AGT1: AGTIO1; GPT_POEG0: GTETRGA" - IO - -
P914 9 - - - - Disabled - - "AGT1: AGTOA1; GPT_POEG1: GTETRGB" - None - -
RES# 13 SYSTEM0_RES - - - - - - - - IO "Read only" -
VCC 7 SYSTEM0_VCC - - - - - - - - IO "Read only" -
VCL 1 SYSTEM0_VCL - - - - - - - - IO "Read only" -
VSS 4 SYSTEM0_VSS - - - - - - - - IO "Read only" -
R7FA2E1A52DFJ.pincfg ->
AVCC0 29 ANALOG0_AVCC0 - - - - - - - - IO "Read only" -
AVSS0 30 ANALOG0_AVSS0 - - - - - - - - IO "Read only" -
P010 32 - - - - Disabled - - "ADC0: AN005; ANALOG0: VREFH0; CTSU0: TS30-CFC" - None - -
P011 31 - - - - Disabled - - "ADC0: AN006; ANALOG0: VREFL0; CTSU0: TS31-CFC" - None - -
P012 28 - - - - Disabled - - "ADC0: AN007; CTSU0: TS32-CFC" - None - -
P013 27 - - - - Disabled - - "ADC0: AN008; CTSU0: TS33-CFC" - None - -
P014 26 - - - - Disabled - - "ADC0: AN009" - IO - -
P015 25 - - - - Disabled - - "ADC0: AN010; CTSU0: TS28-CFC; ICU0: IRQ07" - None - -
P100 24 - - - - Disabled - - "ACMPLP0: CMPIN0; ADC0: AN022; AGT0: AGTIO0; CTSU0: TS26-CFC; GPT_POEG0: GTETRGA; GPT8: GTIOC8B; ICU0: IRQ02; IIC0: SCL0; KINT0: KRM00; SCI0: RXD0; SCI0: SCL0; SCI1: SCK1; SPI0: MISOA" - None - -
P101 23 - - - - Disabled - - "ACMPLP0: CMPREF0; ADC0: AN021; AGT0: AGTEE0; CTSU0: TS16-CFC; GPT_POEG1: GTETRGB; GPT8: GTIOC8A; ICU0: IRQ01; IIC0: SDA0; KINT0: KRM01; SCI0: SDA0; SCI0: TXD0; SCI1: CTS1; SPI0: MOSIA" - None - -
P102 22 - - - - Disabled - - "ACMPLP1: CMPIN1; ADC0: ADTRG0; ADC0: AN020; AGT0: AGTO0; CTSU0: TS15-CFC; GPT_OPS0: GTOWLO; GPT5: GTIOC5B; KINT0: KRM02; SCI0: SCK0; SPI0: RSPCKA" - None - -
P103 21 - - - - Disabled - - "ACMPLP1: CMPREF1; ADC0: AN019; CTSU0: TS14-CFC; GPT_OPS0: GTOWUP; GPT5: GTIOC5A; KINT0: KRM03; SCI0: CTS0; SPI0: SSLA0" - None - -
P108 17 DEBUG0_SWDIO - - - "Peripheral mode" - None "DEBUG0: SWDIO; GPT_OPS0: GTOULO; GPT0: GTIOC0B; SCI9: CTS9" - IO - -
P109 18 - - - - Disabled - - "CGC0: CLKOUT; CTSU0: TS10-CFC; GPT_OPS0: GTOVUP; GPT4: GTIOC4A; SCI1: SCK1; SCI9: SDA9; SCI9: TXD9" - None - -
P110 19 - - - - Disabled - - "ACMP(0-1): VCOUT; CTSU0: TS11-CFC; GPT_OPS0: GTOVLO; GPT4: GTIOC4B; ICU0: IRQ03; SCI9: RXD9; SCI9: SCL9" - None - -
P112 20 - - - - Disabled - - "AGT0: AGTOB0; CTSU0: TSCAP; GPT6: GTIOC6B; SCI1: SCK1" - None - -
P200 15 - - - - Disabled - - "ICU0: NMI" - None - -
P201 14 - - - - Disabled - - "SYSTEM0: MD" - None - -
P207 12 - - - - Disabled - - - - None - -
P208 11 - - - - Disabled - - "AGT0: AGTOB0" - None - -
P212 6 - - - - Disabled - - "AGT1: AGTEE1; CGC0: EXTAL; GPT_POEG1: GTETRGB; GPT0: GTIOC0B; ICU0: IRQ03; SCI1: RXD1; SCI1: SCL1" - None - -
P213 5 - - - - Disabled - - "CGC0: XTAL; GPT_POEG0: GTETRGA; GPT0: GTIOC0A; ICU0: IRQ02; SCI1: SDA1; SCI1: TXD1" - None - -
P214 3 - - - - Disabled - - "CGC0: XCOUT" - None - -
P215 2 - - - - Disabled - - "CGC0: XCIN" - None - -
P300 16 DEBUG0_SWCLK - - - "Peripheral mode" - None "DEBUG0: SWCLK; GPT_OPS0: GTOUUP; GPT0: GTIOC0A" - IO - -
P407 8 - - - - Disabled - - "ADC0: ADTRG0; AGT0: AGTIO0; IIC0: SDA0; RTC0: RTCOUT; SCI0: CTS0" - None - -
P913 10 - - - - Disabled CMOS - "AGT1: AGTIO1; GPT_POEG0: GTETRGA" - IO - -
P914 9 - - - - Disabled - - "AGT1: AGTOA1; GPT_POEG1: GTETRGB" - None - -
RES# 13 SYSTEM0_RES - - - - - - - - IO "Read only" -
VCC 7 SYSTEM0_VCC - - - - - - - - IO "Read only" -
VCL 1 SYSTEM0_VCL - - - - - - - - IO "Read only" -
VSS 4 SYSTEM0_VSS - - - - - - - - IO "Read only" -
User Events
User Event Links
Module "I/O Port (r_ioport)"
Parameter Checking: Default (BSP)
HAL
Instance "g_ioport I/O Port (r_ioport)"
Name: g_ioport
Port 1 ELC Trigger Source: Disabled
Port 2 ELC Trigger Source: Disabled
Port 3 ELC Trigger Source: Disabled
Port 4 ELC Trigger Source: Disabled
Port B ELC Trigger Source: Disabled
Port C ELC Trigger Source: Disabled
Port D ELC Trigger Source: Disabled
Port E ELC Trigger Source: Disabled
Pin Configuration Name: g_bsp_pin_cfg