This repository has been archived by the owner on Dec 5, 2020. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathECE385.sdc
452 lines (401 loc) · 35.5 KB
/
ECE385.sdc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
#**************************************************************
# This .sdc file is created by Terasic Tool.
# Users are recommended to modify this file to match users logic.
#**************************************************************
#**************************************************************
# Create Clock
#**************************************************************
create_clock -period 20.000ns [get_ports CLOCK_50]
create_clock -period 20.000ns [get_ports CLOCK2_50]
create_clock -period 20.000ns [get_ports CLOCK3_50]
create_clock -period 8.000ns [get_ports ENET0_RX_CLK]
create_clock -period 8.000ns [get_ports ENET0_TX_CLK]
create_clock -period 8.000ns [get_ports ENET1_RX_CLK]
create_clock -period 8.000ns [get_ports ENET1_TX_CLK]
create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]]
create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]]
create_clock -period 20833.33ns [get_ports wm8731:wm8731_inst|flag1]
create_clock -period 1000.000ns [get_ports wm8731:wm8731_inst|i2c_counter[9]]
#**************************************************************
# Create Generated Clock
#**************************************************************
derive_pll_clocks
#**************************************************************
# Set Clock Latency
#**************************************************************
#**************************************************************
# Set Clock Uncertainty
#**************************************************************
derive_clock_uncertainty
#**************************************************************
# Set Input Delay
#**************************************************************
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {KEY[0]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {KEY[0]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {KEY[1]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {KEY[1]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {KEY[2]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {KEY[2]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {KEY[3]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {KEY[3]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[0]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[0]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[1]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[1]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[2]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[2]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[3]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[3]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[4]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[4]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[5]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[5]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[6]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[6]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[7]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[7]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[8]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[8]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[9]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[9]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[10]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[10]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[11]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[11]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[12]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[12]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[13]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[13]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[14]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[14]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[15]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[15]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[16]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[16]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SW[17]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SW[17]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[0]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[0]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[1]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[1]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[2]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[2]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[3]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[3]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[4]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[4]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[5]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[5]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[6]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[6]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[7]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[7]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[8]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[8]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[9]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[9]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[10]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[10]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[11]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[11]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[12]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[12]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[13]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[13]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[14]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[14]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[15]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[15]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[16]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[16]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[17]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[17]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[18]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[18]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[19]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[19]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[20]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[20]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[21]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[21]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[22]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[22]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[23]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[23]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[24]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[24]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[25]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[25]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[26]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[26]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[27]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[27]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[28]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[28]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[29]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[29]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[30]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[30]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {DRAM_DQ[31]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[31]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[0]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[0]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[1]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[1]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[2]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[2]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[3]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[3]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[4]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[4]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[5]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[5]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[6]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[6]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[7]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[7]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[8]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[8]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[9]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[9]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[10]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[10]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[11]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[11]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[12]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[12]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[13]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[13]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[14]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[14]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {OTG_DATA[15]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_DATA[15]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[0]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[0]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[1]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[1]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[2]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[2]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[3]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[3]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[4]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[4]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[5]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[5]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[6]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[6]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[7]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[7]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[8]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[8]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[9]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[9]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[10]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[10]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[11]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[11]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[12]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[12]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[13]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[13]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[14]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[14]}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {SRAM_DQ[15]}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[15]}]
set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}] 3.000 [get_ports {AUD_ADCDAT}]
set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_ADCDAT}]
set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}] 3.000 [get_ports {AUD_ADCLRCK}]
set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_ADCLRCK}]
set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}] 3.000 [get_ports {AUD_BCLK}]
set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_BCLK}]
set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}] 3.000 [get_ports {AUD_DACLRCK}]
set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_DACLRCK}]
set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}] 3.000 [get_ports {I2C_SDAT}]
set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}] 2.000 [get_ports {I2C_SDAT}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {altera_reserved_tck}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {altera_reserved_tck}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {altera_reserved_tdi}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {altera_reserved_tdi}]
set_input_delay -add_delay -max -clock [get_clocks {CLOCK_50}] 3.000 [get_ports {altera_reserved_tms}]
set_input_delay -add_delay -min -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {altera_reserved_tms}]
set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}] 3.000 [get_ports {ENET0_MDIO}]
set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}] 2.000 [get_ports {ENET0_MDIO}]
set_input_delay -add_delay -max -clock [get_clocks {ENET0_RX_CLK}] 3.000 [get_ports {ENET0_RX_DATA[0]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET0_RX_CLK}] 2.000 [get_ports {ENET0_RX_DATA[0]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET0_RX_CLK}] 3.000 [get_ports {ENET0_RX_DATA[1]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET0_RX_CLK}] 2.000 [get_ports {ENET0_RX_DATA[1]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET0_RX_CLK}] 3.000 [get_ports {ENET0_RX_DATA[2]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET0_RX_CLK}] 2.000 [get_ports {ENET0_RX_DATA[2]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET0_RX_CLK}] 3.000 [get_ports {ENET0_RX_DATA[3]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET0_RX_CLK}] 2.000 [get_ports {ENET0_RX_DATA[3]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET0_RX_CLK}] 3.000 [get_ports {ENET0_RX_DV}]
set_input_delay -add_delay -min -clock [get_clocks {ENET0_RX_CLK}] 2.000 [get_ports {ENET0_RX_DV}]
set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}] 3.000 [get_ports {ENET1_MDIO}]
set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}] 2.000 [get_ports {ENET1_MDIO}]
set_input_delay -add_delay -max -clock [get_clocks {ENET1_RX_CLK}] 3.000 [get_ports {ENET1_RX_DATA[0]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET1_RX_CLK}] 2.000 [get_ports {ENET1_RX_DATA[0]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET1_RX_CLK}] 3.000 [get_ports {ENET1_RX_DATA[1]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET1_RX_CLK}] 2.000 [get_ports {ENET1_RX_DATA[1]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET1_RX_CLK}] 3.000 [get_ports {ENET1_RX_DATA[2]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET1_RX_CLK}] 2.000 [get_ports {ENET1_RX_DATA[2]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET1_RX_CLK}] 3.000 [get_ports {ENET1_RX_DATA[3]}]
set_input_delay -add_delay -min -clock [get_clocks {ENET1_RX_CLK}] 2.000 [get_ports {ENET1_RX_DATA[3]}]
set_input_delay -add_delay -max -clock [get_clocks {ENET1_RX_CLK}] 3.000 [get_ports {ENET1_RX_DV}]
set_input_delay -add_delay -min -clock [get_clocks {ENET1_RX_CLK}] 2.000 [get_ports {ENET1_RX_DV}]
#**************************************************************
# Set Output Delay
#**************************************************************
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[2]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[3]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[4]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[5]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[6]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[7]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[8]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[9]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[10]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[11]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_ADDR[12]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_BA[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_BA[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_CAS_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_CKE}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_CS_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQM[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQM[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQM[2]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQM[3]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[2]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[3]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[4]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[5]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[6]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[7]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[8]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[9]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[10]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[11]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[12]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[13]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[14]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[15]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[16]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[17]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[18]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[19]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[20]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[21]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[22]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[23]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[24]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[25]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[26]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[27]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[28]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[29]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[30]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_DQ[31]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_RAS_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_WE_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {DRAM_CLK}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_ADDR[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_ADDR[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_CS_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_RD_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_WE_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {OTG_RST_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[2]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[3]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[4]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[5]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[6]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[7]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[8]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[9]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[10]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[11]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[12]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[13]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[14]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[15]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[16]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[17]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[18]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_ADDR[19]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_CE_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[0]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[1]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[2]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[3]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[4]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[5]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[6]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[7]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[8]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[9]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[10]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[11]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[12]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[13]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[14]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_DQ[15]}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_LB_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_OE_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_UB_N}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {SRAM_WE_N}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_ADCLRCK}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_BCLK}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_DACDAT}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_DACLRCK}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|flag1}] 2.000 [get_ports {AUD_XCK}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}] 2.000 [get_ports {I2C_SCLK}]
set_output_delay -add_delay -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}] 2.000 [get_ports {I2C_SDAT}]
set_output_delay -add_delay -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}] 2.000 [get_ports {ENET0_MDC}]
set_output_delay -add_delay -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}] 2.000 [get_ports {ENET0_MDIO}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET0_RST_N}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET0_TX_DATA[0]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET0_TX_DATA[1]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET0_TX_DATA[2]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET0_TX_DATA[3]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET0_TX_EN}]
set_output_delay -add_delay -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}] 2.000 [get_ports {ENET1_MDC}]
set_output_delay -add_delay -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}] 2.000 [get_ports {ENET1_MDIO}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET1_RST_N}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET1_TX_DATA[0]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET1_TX_DATA[1]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET1_TX_DATA[2]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET1_TX_DATA[3]}]
set_output_delay -add_delay -clock [get_clocks {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {ENET1_TX_EN}]
set_output_delay -add_delay -clock [get_clocks {CLOCK_50}] 2.000 [get_ports {altera_reserved_tdo}]
#**************************************************************
# Set Clock Groups
#**************************************************************
#**************************************************************
# Set False Path
#**************************************************************
set_false_path -to [get_ports {KEY*}]
set_false_path -to [get_ports {SW*}]
set_false_path -to [get_ports {LED*}]
set_false_path -to [get_ports {HEX*}]
set_false_path -to [get_ports {VGA_*}]
#**************************************************************
# Set Multicycle Path
#**************************************************************
#**************************************************************
# Set Maximum Delay
#**************************************************************
#**************************************************************
# Set Minimum Delay
#**************************************************************
#**************************************************************
# Set Input Transition
#**************************************************************
#**************************************************************
# Set Load
#**************************************************************