{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":675301379,"defaultBranch":"main","name":"Verilog-HDL-Based-Car-Parking-System-FPGA","ownerLogin":"yasin-peker","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-08-06T13:22:33.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/68354896?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1691329291.0","currentOid":""},"activityList":{"items":[{"before":"dd54d1285be58d85c088e878f07dcb30ed01716e","after":"a1e23e30fcecdd0bcf57f66bde309af17841fa9b","ref":"refs/heads/main","pushedAt":"2023-08-06T13:41:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"yasin-peker","name":"Süleyman Yasin Peker","path":"/yasin-peker","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/68354896?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"742b6843a0417c5ad06de780da260026e2c1e9c0","after":"dd54d1285be58d85c088e878f07dcb30ed01716e","ref":"refs/heads/main","pushedAt":"2023-08-06T13:40:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"yasin-peker","name":"Süleyman Yasin Peker","path":"/yasin-peker","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/68354896?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"9d7f26a0783040b972ef9121a1d36050dc23e5f9","after":"742b6843a0417c5ad06de780da260026e2c1e9c0","ref":"refs/heads/main","pushedAt":"2023-08-06T13:39:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"yasin-peker","name":"Süleyman Yasin Peker","path":"/yasin-peker","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/68354896?s=80&v=4"},"commit":{"message":"Add files via upload","shortMessageHtmlLink":"Add files via upload"}},{"before":"baac160c7fccb3557b9147cb56781be1be5149f6","after":"9d7f26a0783040b972ef9121a1d36050dc23e5f9","ref":"refs/heads/main","pushedAt":"2023-08-06T13:36:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"yasin-peker","name":"Süleyman Yasin Peker","path":"/yasin-peker","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/68354896?s=80&v=4"},"commit":{"message":"Update README.md","shortMessageHtmlLink":"Update README.md"}},{"before":null,"after":"baac160c7fccb3557b9147cb56781be1be5149f6","ref":"refs/heads/main","pushedAt":"2023-08-06T13:22:34.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"yasin-peker","name":"Süleyman Yasin Peker","path":"/yasin-peker","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/68354896?s=80&v=4"},"commit":{"message":"Initial commit","shortMessageHtmlLink":"Initial commit"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADZOgShQA","startCursor":null,"endCursor":null}},"title":"Activity · yasin-peker/Verilog-HDL-Based-Car-Parking-System-FPGA"}