{"payload":{"header_redesign_enabled":false,"results":[{"id":"675301379","archived":false,"color":"#3572A5","followers":1,"has_funding_file":false,"hl_name":"yasin-peker/Verilog-HDL-Based-Car-Parking-System-FPGA","hl_trunc_description":"This repository contains the Verilog HDL implementation of a Car Parking System running on an FPGA. The system is designed to manage car …","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":675301379,"name":"Verilog-HDL-Based-Car-Parking-System-FPGA","owner_id":68354896,"owner_login":"yasin-peker","updated_at":"2023-08-06T13:41:36.059Z","has_issues":true}},"sponsorable":false,"topics":["fpga","makefile","verilog","cocotb"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":99,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ayasin-peker%252FVerilog-HDL-Based-Car-Parking-System-FPGA%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/yasin-peker/Verilog-HDL-Based-Car-Parking-System-FPGA/star":{"post":"Cq6hp7Vz3NLtPQNDUTm8y7vCqsdANk98-MSB7aPjsV-l4M2UehOS0DG50H8i8QfkNRErE3EFzybsEMWB0IOm8g"},"/yasin-peker/Verilog-HDL-Based-Car-Parking-System-FPGA/unstar":{"post":"Nq5JxxYJ1PSm4NQyyH6a_p6jb2NIAkvF64gV6v85PTTlspuk-mnjaeCJAX4PliQ-kkjGeqevzfkPZbHt4PsS4w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"2KL5EtT7ZDCs2kOIZ86i6Ae2PSFjn-iIlZqtOevgqNUFwwL-NelqS1xwIoaXobAo09yKeUO4xEpziad-LQnsaw"}}},"title":"Repository search results"}