{"payload":{"header_redesign_enabled":false,"results":[{"id":"458371413","archived":false,"color":"#b2b7f8","followers":18,"has_funding_file":false,"hl_name":"yasnakateb/PipelinedARM","hl_trunc_description":"💎 A 32-bit ARM Processor Implementation in Verilog HDL ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":458371413,"name":"PipelinedARM","owner_id":37741028,"owner_login":"yasnakateb","updated_at":"2022-03-21T19:33:43.249Z","has_issues":true}},"sponsorable":false,"topics":["arm","cpu","verilog","icarus-verilog","verilog-hdl","iverilog","arm-processor","arm-pipeline"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":52,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ayasnakateb%252FPipelinedARM%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/yasnakateb/PipelinedARM/star":{"post":"KsP9ZpZ7gZTId_CzYLUkCTnzCgivY-THSi49qSIlBCH1b_IvSOeEKkrfdEuWG80z7vHlc7eqlISaHaB6xsbPug"},"/yasnakateb/PipelinedARM/unstar":{"post":"a2UZKzF6WoQTl6QvZ1MJPB7-m_LyRJZWx3cKUr7E6BNA7RpsOVMC51a3jNCStVmOctymyYdTJxsUFhZFgk_Wtw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ghRejV-tl_rFgN1KUDtGfUh6g5jDS255VGFe77fwag7ZvhyWkUTCytZRWLo5ZEpeppH4moqyrlwzzNW7_ff16Q"}}},"title":"Repository search results"}