{"payload":{"header_redesign_enabled":false,"results":[{"id":"480719411","archived":false,"color":"#adb2cb","followers":3,"has_funding_file":false,"hl_name":"yuleeque/fpga_altera_cyclone_3","hl_trunc_description":"FPGA peripherals","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":480719411,"name":"fpga_altera_cyclone_3","owner_id":41265813,"owner_login":"yuleeque","updated_at":"2024-09-09T14:33:48.939Z","has_issues":true}},"sponsorable":false,"topics":["fpga","vhdl","altera","cyclone-iii"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ayuleeque%252Ffpga_altera_cyclone_3%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/yuleeque/fpga_altera_cyclone_3/star":{"post":"ZtS6_FIAThrDN3c2Sv153U2SN1W_qfH0OMM4rNBP0EtF-Nmu-9XkswC8az0GTDNE9lgcJL_ZPUp2O7HVp-drdg"},"/yuleeque/fpga_altera_cyclone_3/unstar":{"post":"qrYz0a04TrYBRidar6aNhBEp1-fYg175qeNm0SYkXKPFNCnAAdmJoH5vHo_dydgp6pwri81Rlpbi6-e3EgPbCg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"bjRs0hvoKSFm8LlTJVSfYgwuWBFkRkJ8yKri1YDauBiR9pBk4kNnRZ5lqZGfov52dJPkM0imnpYyWSZt1RRPmA"}}},"title":"Repository search results"}