- Supported PC-6001 for VSIF(FTDI). VSIF(FTDI) spec is same as MSX.

110-kenichi · Dec 27, 2022 · 9e46d14 · 9e46d14
1 parent 8ab30f8
commit 9e46d14
Show file tree

Hide file tree

Showing 25 changed files with 1,372 additions and 76 deletions.
diff --git a/README.md b/README.md
@@ -1,4 +1,4 @@
-MAmidiMEmo 4.5.5.4 Itoken (c)2019, 2020, 2021, 2022 / GPL-2.0
+MAmidiMEmo 4.5.6.0 Itoken (c)2019, 2020, 2021, 2022 / GPL-2.0
 
 *** What is the MAmidiMEmo? ***
 
@@ -268,6 +268,8 @@ e.g.) YM2151 has 8ch FM sounds, so you can play 8 chords on MIDI 1ch or sharing
    [![Donate](https://img.shields.io/badge/Donate-PayPal-green.svg)](https://www.paypal.com/cgi-bin/webscr?cmd=_s-xclick&hosted_button_id=SNQ9JE3JAQMNQ)
 
 *** Changes ***
+4.5.6.0 Supported OPN chip for VGMPlayer.  Please update VGMPlay_msx.rom, too. (Thanks Niga-san!)
+		Supported PC-6001 for VSIF(FTDI). VSIF(FTDI) spec is same as MSX. (Thanks Niga-san!)
 4.5.5.4 Fixed an exception occuring on Serialize property for CM32P & MT32.
 4.5.5.3 Added chip clock converter for VGMPlayer.
 4.5.5.2 Fixed VGM/XGM playback routine for VGMPlayer.

diff --git a/docs/MAmidiMEmo/Manual.pdf b/docs/MAmidiMEmo/Manual.pdf
diff --git a/docs/MAmidiMEmo/Manual.pptx b/docs/MAmidiMEmo/Manual.pptx
diff --git a/src/VSIF/VGMPlay_Genesis/src/VGMPlay.s b/src/VSIF/VGMPlay_Genesis/src/VGMPlay.s
@@ -311,6 +311,7 @@ Reset_FTDI2XX:
     clr.l   %d0                        | for Recv Addr Idx(Lo 4bit)
     move.b  #0xC0,%d1                  | for And Data(Hi 2bit)
     move.b  #6,%d2                     | for Check Bit 6
+    move.l  #_VGM_ADDRESS_FTDI2XX, %a3 | Jmp Address
 
 _VGM_ADDRESS_FTDI2XX:
 
@@ -321,17 +322,17 @@ _VGM_ADDRESS_FTDI2XX_LOOP:
     | Get Write Address
     | 0CDDAAAA -> DDAAAA00
     lsl.b   #2,%d0                            |+10 34   Shift Left
-    move.l  (%d0, %a1), %a2                   |+16 50   Get Register Address
+    move.l  (%d0, %a1), %a2                   |+18 52   Get Register Address
 
 _VGM_DATA_FTDI2XX_LOOP:
     btst.b  %d2,(%a0)                         | +8 8    Check CLK
     bne.b   _VGM_DATA_FTDI2XX_LOOP            | +8 16   Wait pulldown
     and.b   %d1,%d0                           |+ 4 20   
     or.b    (%a0),%d0                         |  8 28   Get Data(Hi 2bit | Lo 6bit)
     | Write Data to Address
-    move.b  %d0,(%a2)                         |+12 40   Write DATA to register
+    move.b  %d0,(%a2)                         |+ 8 36   Write DATA to register
 
-    bra.w _VGM_ADDRESS_FTDI2XX                |+10 50   Loop
+    jmp     (%a3)                             |+ 8 44   Loop
 
 |    move.l #0xC00011, %a6
 |    move.b #0x80,(%a6)