Skip to content

Verilog UART implementation with Vivado build scripts to test loopback on Xilinx Arty board

Notifications You must be signed in to change notification settings

2uger/verilog_uart_hw

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

35 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Tiny verilog UART implementation and scripts to run it on real hardware.

Real hardware(Xilinx Artix-35T FPGA):

Make sure Vivado in your $PATH variable and just run make build.
You will find your bit file in vivado_build/build/products.
After programming device, just connect cable to on-board micro-usb port.

Run tests:

python3 -m venv .venv
source .venv/bin/activate
pip install cocotb
make test
deactivate

About

Verilog UART implementation with Vivado build scripts to test loopback on Xilinx Arty board

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published