-
Notifications
You must be signed in to change notification settings - Fork 16
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Rationalize TF UART usage in platform ports #220
Comments
I updated the description here to make the distinction between the UARTs used on the cold boot path and the UARTs used at runtime. For BL3-1 and BL3-2, these UARTs change between cold boot time and runtime. Supporting this requires additional platform hooks in the BL entrypoint (or main function) to allow platform code to re-initialize the console when the BL has finished its part in the cold boot path. Until this supported properly, an interim solution will be to:
|
This patch changes the UART port assignment for various BL stages so as to make it consistent on the platform ports. The BL1, BL2 and BL3-1 now uses UART0 on the FVP port and SoC UART0 on the Juno port. The BL3-2 uses UART2 on the FVP port and FPGA UART0 on the Juno port. This provides an interim fix to ARM-software/tf-issues#220 until support is added for changing the UART port for a BL image between cold boot and runtime. Change-Id: Iae5faea90be3d59e41e597b34a902f93e737505a
This patch changes the UART port assignment for various BL stages so as to make it consistent on the platform ports. The BL1, BL2 and BL3-1 now uses UART0 on the FVP port and SoC UART0 on the Juno port. The BL3-2 uses UART2 on the FVP port and FPGA UART0 on the Juno port. This provides an interim fix to ARM-software/tf-issues#220 until support is added for changing the UART port for a BL image between cold boot and runtime. Change-Id: Iae5faea90be3d59e41e597b34a902f93e737505a
An update to the issue description. We decided that the TSP will use the runtime console for all output because of the complexities involved in synchronous and asynchronous initialization of TSP (depending on TSP_INIT_ASYNC build flag). |
The way that UARTs are used by TF in the FVP and Juno ports is inconsistent. The FVPs have 4 UARTs available for use, UART0 - UART3. Juno also has 4 UARTs but 2 of these are SoC UARTs, which are exposed via connectors on the back panel, and 2 are FPGA UARTs, which are only accessible via headers on the motherboard (J55 and J56).
The current usage is as follows:
The issues with this are as follows:
So the proposed changes are as follows:
* = changed UARTs
The text was updated successfully, but these errors were encountered: