-
Notifications
You must be signed in to change notification settings - Fork 3k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
CMSIS-pack update for STM32WB-family #12162
Conversation
@JanneKiiskila, thank you for your changes. |
I think this is now having the same root-cause as #11798 |
@jeromecoutant Once we fix the requested above, this looks like it can go in (we are not hitting the tools issue as other bigger updates) ? |
I still think it's missing sectors tag on the stm32wb family. When I compile without it I get an error. |
Yes, we seem to have an issue with the sectors information - it's not getting generated at all. |
Update of the tools/arm_pack_manager/index.json -file for the STM32WB-chipset family.
Per feedback from STM the correct ROM size is 1 MB, instead of 16 MB. The KEIL source information is (in the pack itself) wrong, since the KEIL webpage lists it as a 16 MB part, too - but if you look into other sources - it is indeed 1 MB.
f53c2f5
to
51f22e2
Compare
According to reference manual, it has 1 MB of flash and it's divided evenly into 4 kilobyte blocks. A total of 255 of them. Doing the full sector layout for that, is some 512 lines of that sector info, which quite frankly does not make sense. Any proposal for "doing it in a better way"? @0xc0170 @kjbracey-arm @madchutney |
If we treat it as one block, are there limitations (cross boundary access or similar) ? |
If it's one block, likely passes this test but bootloader alignment/erase sector overlap checking (if it truly does something like that) will fail. |
Adding manually the sector sizes now. The reference manual states these chips have a fairly nice memory map as sectors are evenly sized and fairly small. Quote from reference manual; "The Flash memory is organized as follows: • A main memory block containing 256 pages of 4 KB, each page with eight rows of 512 bytes." https://www.st.com/content/ccc/resource/technical/document/reference_manual/group0/83/cf/94/7a/35/a9/43/58/DM00318631/files/DM00318631.pdf/jcr:content/translations/en.DM00318631.pdf - chapter 3.3.1 Flash memory organization - internal flash starts at address 0x0800 0000
The size was still 16 megabytes, while in reality it is one megabyte. Added the sectors, too (see previous commit msg for details).
Going with the senseless approach for now, I doubt we have any other quick solutions at hand now. |
Started CI meanwhile |
Looking at the For the more peculiar cases (like with STM32F4) we should map out the whole sector set, as the sizes change. In those the total combined sector sizes should equal the total flash size. |
Test run: SUCCESSSummary: 11 of 11 test jobs passed |
@ARMmbed/team-st-mcd Please review, if approved, this will be ready for merge |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Quick parsing script:
- STM32WB55CCUx : core Cortex-M4F rom 262144 (256 KB) ( 0x40000) at 0x8000000 ram1 131072 (128 KB) ( 0x20000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55CEUx : core Cortex-M4F rom 524288 (512 KB) ( 0x80000) at 0x8000000 ram1 262144 (256 KB) ( 0x40000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55CGUx : core Cortex-M4F rom 1048576 (1.0 MB) ( 0x100000) at 0x8000000 ram1 262144 (256 KB) ( 0x40000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55RCVx : core Cortex-M4F rom 262144 (256 KB) ( 0x40000) at 0x8000000 ram1 131072 (128 KB) ( 0x20000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55REVx : core Cortex-M4F rom 524288 (512 KB) ( 0x80000) at 0x8000000 ram1 262144 (256 KB) ( 0x40000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55RGVx : core Cortex-M4F rom 1048576 (1.0 MB) ( 0x100000) at 0x8000000 ram1 262144 (256 KB) ( 0x40000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55VCYx : core Cortex-M4F rom 262144 (256 KB) ( 0x40000) at 0x8000000 ram1 131072 (128 KB) ( 0x20000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55VEYx : core Cortex-M4F rom 524288 (512 KB) ( 0x80000) at 0x8000000 ram1 262144 (256 KB) ( 0x40000) at 0x20000000 sectors: (4 KB 0x8000000)
- STM32WB55VGYx : core Cortex-M4F rom 1048576 (1.0 MB) ( 0x100000) at 0x8000000 ram1 262144 (256 KB) ( 0x40000) at 0x20000000 sectors: (4 KB 0x8000000)
Update of the tools/arm_pack_manager/index.json -file for the
STM32WB-chipset family.
Reviewers
@ARMmbed/team-st-mcd @jeromecoutant @adustm @adbridge @0xc0170