Verilog IP that AUDIY originally designed.
Code reviews are welcome!
-
Notifications
You must be signed in to change notification settings - Fork 0
Verilog IP that AUDIY originally designed.
License
AUDIY/AUDIY_Verilog_IP
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog IP that AUDIY originally designed.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published