Designed RTL code in verilog for Mathematical operator (8-bit addition, subtraction, multiplication, division)
deployed on Nexys-4DDR FPGA board
The output was displayed on common anode 7-segment led arrays.
-
Notifications
You must be signed in to change notification settings - Fork 0
AbrarShaikh/ALU_8bit_Nexys-4DDR
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published