You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
An N-bit synchronous (clocked) counter hardware module with an asynchronous reset written in SystemC, VHDL and SystemVerilog.
By default, N is set to 17.