Skip to content

Cyril-Jean/RTG4-Development-Kit

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

17 Commits
 
 
 
 
 
 

Repository files navigation

RTG4 Development Kit RISC-V Sample Designs

Sample RISC-V Libero projects for the RTG4 Development Kit.

This project contains Libero projects containing FPGA designs including a RISC-V RV32IM soft processor. Programming bitstreams are also included so you don't have to run through the full FPGA design flow in order to start developing software for RISC-V.

Design Feature

The FPGA Designs include the following features

  • CoreRISCV_AXI4 RV32IM RISC-V processor
  • RISC-V debug block allowing on-target debug using openocd/GDB
  • DDR3 memory for code/data
  • User peripherals such as GPIO, Timers, UART

The memory map for each design is available within each Libero project.

Target Hardware

The RTG4 Development Kit includes an RT4G150 FPGA. Details of the features available for this development board are available here .

FlashPro Express

This project includes FlashPro Express projects that can be used to program the development boards FPGA. A standalone installer for FlashPro Express is available here . Please note that you only need to install this standalone version of FlashPro Express if you do not have Libero tools installed.

  • RTG4_CoreRISCV_AXI4_BaseDesign, contains a simple RISCV design which allows users to use basic peripherals such as GPIO, UART and Timers.
  • RTG4_CoreRISCV_AXI4_BaseDesign_MultiProcessor, contains a design with two CoreRISCV_AXI4. One as a control processor and one as an application processor.

Libero

Libero is Microsemi's FPGA design tool. You will need this tool if you wish to modify the example FPGA designs. Libero is available from here.

Example Software Projects

A set of RISC-V example software projects are also available for these designs from the SoftConsole page.

About

Sample RISC-V Libero projects for the RTG4 Development Kit

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 79.8%
  • HTML 18.7%
  • Tcl 0.7%
  • VHDL 0.3%
  • Stata 0.3%
  • C 0.1%
  • Other 0.1%