Skip to content

verilog code for frequency divider circuit implemented with verilog hdl

Notifications You must be signed in to change notification settings

DALIFethiAbdellatif/FrequencyDivider

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 

Repository files navigation

Frequency divider with verilog :

frequency divider circuit that outputs three different clocks with(50 Khz, 100 Khz and 250 Khz).

  • Clock 1 : 250 Khz
  • Clock 2 : 100 Khz
  • Clock 3 : 50 Khz

the verilog code was tested in ModelSim using ModelSim simulator, you can check the simulation by reviewing the @simulation

About

verilog code for frequency divider circuit implemented with verilog hdl

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published